VLSI implementations of electronic neural networks: An example in character recognition

L. D. Jackel, B. Boser, H. P. Graf, J. S. Denker, Yann LeCun, D. Henderson, O. Matan, R. E. Howard, H. S. Baird

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A large class of applications where theoretical considerations that promote high-accuracy classification result in constrained network architectures have been identified through a series of experiments in pattern recognition using neural net algorithms. These constrained nets can map onto appropriately designed hardware. The concepts learned from the pattern recognition experiments are discussed, and it is shown how they can be applied to chip design. A neural net chip for machine vision is described. The chip combines analog and digital processing and is reconfigurable.

Original languageEnglish (US)
Title of host publicationProceedings of the IEEE International Conference on Systems, Man and Cybernetics
PublisherPubl by IEEE
Pages320-322
Number of pages3
ISBN (Print)0879425970
StatePublished - Nov 1990
Event1990 IEEE International Conference on Systems, Man, and Cybernetics - Los Angeles, CA, USA
Duration: Nov 4 1990Nov 7 1990

Other

Other1990 IEEE International Conference on Systems, Man, and Cybernetics
CityLos Angeles, CA, USA
Period11/4/9011/7/90

Fingerprint

Character recognition
Pattern recognition
Neural networks
Digital signal processing
Network architecture
Computer hardware
Computer vision
Experiments

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering

Cite this

Jackel, L. D., Boser, B., Graf, H. P., Denker, J. S., LeCun, Y., Henderson, D., ... Baird, H. S. (1990). VLSI implementations of electronic neural networks: An example in character recognition. In Proceedings of the IEEE International Conference on Systems, Man and Cybernetics (pp. 320-322). Publ by IEEE.

VLSI implementations of electronic neural networks : An example in character recognition. / Jackel, L. D.; Boser, B.; Graf, H. P.; Denker, J. S.; LeCun, Yann; Henderson, D.; Matan, O.; Howard, R. E.; Baird, H. S.

Proceedings of the IEEE International Conference on Systems, Man and Cybernetics. Publ by IEEE, 1990. p. 320-322.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jackel, LD, Boser, B, Graf, HP, Denker, JS, LeCun, Y, Henderson, D, Matan, O, Howard, RE & Baird, HS 1990, VLSI implementations of electronic neural networks: An example in character recognition. in Proceedings of the IEEE International Conference on Systems, Man and Cybernetics. Publ by IEEE, pp. 320-322, 1990 IEEE International Conference on Systems, Man, and Cybernetics, Los Angeles, CA, USA, 11/4/90.
Jackel LD, Boser B, Graf HP, Denker JS, LeCun Y, Henderson D et al. VLSI implementations of electronic neural networks: An example in character recognition. In Proceedings of the IEEE International Conference on Systems, Man and Cybernetics. Publ by IEEE. 1990. p. 320-322
Jackel, L. D. ; Boser, B. ; Graf, H. P. ; Denker, J. S. ; LeCun, Yann ; Henderson, D. ; Matan, O. ; Howard, R. E. ; Baird, H. S. / VLSI implementations of electronic neural networks : An example in character recognition. Proceedings of the IEEE International Conference on Systems, Man and Cybernetics. Publ by IEEE, 1990. pp. 320-322
@inproceedings{09fba6a363e742b4b73819d73c10c392,
title = "VLSI implementations of electronic neural networks: An example in character recognition",
abstract = "A large class of applications where theoretical considerations that promote high-accuracy classification result in constrained network architectures have been identified through a series of experiments in pattern recognition using neural net algorithms. These constrained nets can map onto appropriately designed hardware. The concepts learned from the pattern recognition experiments are discussed, and it is shown how they can be applied to chip design. A neural net chip for machine vision is described. The chip combines analog and digital processing and is reconfigurable.",
author = "Jackel, {L. D.} and B. Boser and Graf, {H. P.} and Denker, {J. S.} and Yann LeCun and D. Henderson and O. Matan and Howard, {R. E.} and Baird, {H. S.}",
year = "1990",
month = "11",
language = "English (US)",
isbn = "0879425970",
pages = "320--322",
booktitle = "Proceedings of the IEEE International Conference on Systems, Man and Cybernetics",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - VLSI implementations of electronic neural networks

T2 - An example in character recognition

AU - Jackel, L. D.

AU - Boser, B.

AU - Graf, H. P.

AU - Denker, J. S.

AU - LeCun, Yann

AU - Henderson, D.

AU - Matan, O.

AU - Howard, R. E.

AU - Baird, H. S.

PY - 1990/11

Y1 - 1990/11

N2 - A large class of applications where theoretical considerations that promote high-accuracy classification result in constrained network architectures have been identified through a series of experiments in pattern recognition using neural net algorithms. These constrained nets can map onto appropriately designed hardware. The concepts learned from the pattern recognition experiments are discussed, and it is shown how they can be applied to chip design. A neural net chip for machine vision is described. The chip combines analog and digital processing and is reconfigurable.

AB - A large class of applications where theoretical considerations that promote high-accuracy classification result in constrained network architectures have been identified through a series of experiments in pattern recognition using neural net algorithms. These constrained nets can map onto appropriately designed hardware. The concepts learned from the pattern recognition experiments are discussed, and it is shown how they can be applied to chip design. A neural net chip for machine vision is described. The chip combines analog and digital processing and is reconfigurable.

UR - http://www.scopus.com/inward/record.url?scp=0025514827&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025514827&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0025514827

SN - 0879425970

SP - 320

EP - 322

BT - Proceedings of the IEEE International Conference on Systems, Man and Cybernetics

PB - Publ by IEEE

ER -