Transforming between logic locking and IC camouflaging

Muhammad Yasin, Ozgur Sinanoglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The globalization of IC design has resulted in security vulnerabilities and trust issues such as piracy, overbuilding, reverse engineering and Hardware Trojans. Logic locking and IC camouflaging are two techniques that help thwart piracy and reverse engineering attacks by making modifications at the netlist level and the layout level, respectively. In this paper, we analyze the similarities and differences among logic locking and IC camouflaging. We p resent methods to transformation camouflaged netlist to its security-equivalent logic locked netlist and vice versa. The proposed transformations enable the switch from one defense technique to the other, and assess and compare the effectiveness of the two techniques using the same set of analysis algorithms and tools.

Original languageEnglish (US)
Title of host publicationProceeding of 2015 10th International Design and Test Symposium, IDT 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1-4
Number of pages4
ISBN (Electronic)9781467399944
DOIs
StatePublished - Feb 1 2016
Event10th IEEE International Design and Test Symposium, IDT 2015 - Dead Sea, Amman, Jordan
Duration: Dec 14 2015Dec 16 2015

Other

Other10th IEEE International Design and Test Symposium, IDT 2015
CountryJordan
CityDead Sea, Amman
Period12/14/1512/16/15

Fingerprint

Reverse engineering
Switches
Hardware
Integrated circuit design

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Cite this

Yasin, M., & Sinanoglu, O. (2016). Transforming between logic locking and IC camouflaging. In Proceeding of 2015 10th International Design and Test Symposium, IDT 2015 (pp. 1-4). [7396725] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IDT.2015.7396725

Transforming between logic locking and IC camouflaging. / Yasin, Muhammad; Sinanoglu, Ozgur.

Proceeding of 2015 10th International Design and Test Symposium, IDT 2015. Institute of Electrical and Electronics Engineers Inc., 2016. p. 1-4 7396725.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yasin, M & Sinanoglu, O 2016, Transforming between logic locking and IC camouflaging. in Proceeding of 2015 10th International Design and Test Symposium, IDT 2015., 7396725, Institute of Electrical and Electronics Engineers Inc., pp. 1-4, 10th IEEE International Design and Test Symposium, IDT 2015, Dead Sea, Amman, Jordan, 12/14/15. https://doi.org/10.1109/IDT.2015.7396725
Yasin M, Sinanoglu O. Transforming between logic locking and IC camouflaging. In Proceeding of 2015 10th International Design and Test Symposium, IDT 2015. Institute of Electrical and Electronics Engineers Inc. 2016. p. 1-4. 7396725 https://doi.org/10.1109/IDT.2015.7396725
Yasin, Muhammad ; Sinanoglu, Ozgur. / Transforming between logic locking and IC camouflaging. Proceeding of 2015 10th International Design and Test Symposium, IDT 2015. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 1-4
@inproceedings{0790a7e844774ee2a30dfdd6e0bfd67f,
title = "Transforming between logic locking and IC camouflaging",
abstract = "The globalization of IC design has resulted in security vulnerabilities and trust issues such as piracy, overbuilding, reverse engineering and Hardware Trojans. Logic locking and IC camouflaging are two techniques that help thwart piracy and reverse engineering attacks by making modifications at the netlist level and the layout level, respectively. In this paper, we analyze the similarities and differences among logic locking and IC camouflaging. We p resent methods to transformation camouflaged netlist to its security-equivalent logic locked netlist and vice versa. The proposed transformations enable the switch from one defense technique to the other, and assess and compare the effectiveness of the two techniques using the same set of analysis algorithms and tools.",
author = "Muhammad Yasin and Ozgur Sinanoglu",
year = "2016",
month = "2",
day = "1",
doi = "10.1109/IDT.2015.7396725",
language = "English (US)",
pages = "1--4",
booktitle = "Proceeding of 2015 10th International Design and Test Symposium, IDT 2015",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Transforming between logic locking and IC camouflaging

AU - Yasin, Muhammad

AU - Sinanoglu, Ozgur

PY - 2016/2/1

Y1 - 2016/2/1

N2 - The globalization of IC design has resulted in security vulnerabilities and trust issues such as piracy, overbuilding, reverse engineering and Hardware Trojans. Logic locking and IC camouflaging are two techniques that help thwart piracy and reverse engineering attacks by making modifications at the netlist level and the layout level, respectively. In this paper, we analyze the similarities and differences among logic locking and IC camouflaging. We p resent methods to transformation camouflaged netlist to its security-equivalent logic locked netlist and vice versa. The proposed transformations enable the switch from one defense technique to the other, and assess and compare the effectiveness of the two techniques using the same set of analysis algorithms and tools.

AB - The globalization of IC design has resulted in security vulnerabilities and trust issues such as piracy, overbuilding, reverse engineering and Hardware Trojans. Logic locking and IC camouflaging are two techniques that help thwart piracy and reverse engineering attacks by making modifications at the netlist level and the layout level, respectively. In this paper, we analyze the similarities and differences among logic locking and IC camouflaging. We p resent methods to transformation camouflaged netlist to its security-equivalent logic locked netlist and vice versa. The proposed transformations enable the switch from one defense technique to the other, and assess and compare the effectiveness of the two techniques using the same set of analysis algorithms and tools.

UR - http://www.scopus.com/inward/record.url?scp=84969850913&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84969850913&partnerID=8YFLogxK

U2 - 10.1109/IDT.2015.7396725

DO - 10.1109/IDT.2015.7396725

M3 - Conference contribution

SP - 1

EP - 4

BT - Proceeding of 2015 10th International Design and Test Symposium, IDT 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -