Towards Provably Secure Logic Locking for Hardening Hardware Security Dissertation Summary: IEEE TTTC E.J. McCluskey Doctoral Thesis Award Competition

Muhammad Yasin, Ozgur Sinanoglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Logic locking is a promising countermeasure against intellectual property (IP) piracy, counterfeiting, hardware Trojans, reverse engineering, and overbuilding attacks. Yet, various attacks that use a working chip as an oracle have been launched on logic locking, undermining the defense of all existing locking techniques. This paper advances the state-of-the-art in logic locking by developing new countermeasures as well as attacks. We present two logic locking techniques, SARLock and SFLL, that provide quantitative security guarantees against the SAT, removal, and approximate attacks. We validate the effectiveness of proposed techniques by taping-out two silicon chips. We also study the interplay between logic locking and VLSI test, highlighting the security vulnerabilities associated with the test of locked chips. We develop three removal attacks to evaluate the security of existing logic locking techniques.

Original languageEnglish (US)
Title of host publicationInternational Test Conference 2018, ITC 2018 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781538683828
DOIs
StatePublished - Jan 23 2019
Event49th IEEE International Test Conference, ITC 2018 - Phoenix, United States
Duration: Oct 29 2018Nov 1 2018

Publication series

NameProceedings - International Test Conference
Volume2018-October
ISSN (Print)1089-3539

Conference

Conference49th IEEE International Test Conference, ITC 2018
CountryUnited States
CityPhoenix
Period10/29/1811/1/18

Fingerprint

Locking
Hardening
Hardware
Logic
Reverse engineering
Intellectual property
Attack
Chip
Silicon
Countermeasures
Intellectual Property
Reverse Engineering
Hardware security
Vulnerability
Evaluate

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Applied Mathematics

Cite this

Yasin, M., & Sinanoglu, O. (2019). Towards Provably Secure Logic Locking for Hardening Hardware Security Dissertation Summary: IEEE TTTC E.J. McCluskey Doctoral Thesis Award Competition. In International Test Conference 2018, ITC 2018 - Proceedings [8624809] (Proceedings - International Test Conference; Vol. 2018-October). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/TEST.2018.8624809

Towards Provably Secure Logic Locking for Hardening Hardware Security Dissertation Summary : IEEE TTTC E.J. McCluskey Doctoral Thesis Award Competition. / Yasin, Muhammad; Sinanoglu, Ozgur.

International Test Conference 2018, ITC 2018 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. 8624809 (Proceedings - International Test Conference; Vol. 2018-October).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yasin, M & Sinanoglu, O 2019, Towards Provably Secure Logic Locking for Hardening Hardware Security Dissertation Summary: IEEE TTTC E.J. McCluskey Doctoral Thesis Award Competition. in International Test Conference 2018, ITC 2018 - Proceedings., 8624809, Proceedings - International Test Conference, vol. 2018-October, Institute of Electrical and Electronics Engineers Inc., 49th IEEE International Test Conference, ITC 2018, Phoenix, United States, 10/29/18. https://doi.org/10.1109/TEST.2018.8624809
Yasin M, Sinanoglu O. Towards Provably Secure Logic Locking for Hardening Hardware Security Dissertation Summary: IEEE TTTC E.J. McCluskey Doctoral Thesis Award Competition. In International Test Conference 2018, ITC 2018 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2019. 8624809. (Proceedings - International Test Conference). https://doi.org/10.1109/TEST.2018.8624809
Yasin, Muhammad ; Sinanoglu, Ozgur. / Towards Provably Secure Logic Locking for Hardening Hardware Security Dissertation Summary : IEEE TTTC E.J. McCluskey Doctoral Thesis Award Competition. International Test Conference 2018, ITC 2018 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. (Proceedings - International Test Conference).
@inproceedings{58bb8bfda9d24202b1ca27a7cead1295,
title = "Towards Provably Secure Logic Locking for Hardening Hardware Security Dissertation Summary: IEEE TTTC E.J. McCluskey Doctoral Thesis Award Competition",
abstract = "Logic locking is a promising countermeasure against intellectual property (IP) piracy, counterfeiting, hardware Trojans, reverse engineering, and overbuilding attacks. Yet, various attacks that use a working chip as an oracle have been launched on logic locking, undermining the defense of all existing locking techniques. This paper advances the state-of-the-art in logic locking by developing new countermeasures as well as attacks. We present two logic locking techniques, SARLock and SFLL, that provide quantitative security guarantees against the SAT, removal, and approximate attacks. We validate the effectiveness of proposed techniques by taping-out two silicon chips. We also study the interplay between logic locking and VLSI test, highlighting the security vulnerabilities associated with the test of locked chips. We develop three removal attacks to evaluate the security of existing logic locking techniques.",
author = "Muhammad Yasin and Ozgur Sinanoglu",
year = "2019",
month = "1",
day = "23",
doi = "10.1109/TEST.2018.8624809",
language = "English (US)",
series = "Proceedings - International Test Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "International Test Conference 2018, ITC 2018 - Proceedings",

}

TY - GEN

T1 - Towards Provably Secure Logic Locking for Hardening Hardware Security Dissertation Summary

T2 - IEEE TTTC E.J. McCluskey Doctoral Thesis Award Competition

AU - Yasin, Muhammad

AU - Sinanoglu, Ozgur

PY - 2019/1/23

Y1 - 2019/1/23

N2 - Logic locking is a promising countermeasure against intellectual property (IP) piracy, counterfeiting, hardware Trojans, reverse engineering, and overbuilding attacks. Yet, various attacks that use a working chip as an oracle have been launched on logic locking, undermining the defense of all existing locking techniques. This paper advances the state-of-the-art in logic locking by developing new countermeasures as well as attacks. We present two logic locking techniques, SARLock and SFLL, that provide quantitative security guarantees against the SAT, removal, and approximate attacks. We validate the effectiveness of proposed techniques by taping-out two silicon chips. We also study the interplay between logic locking and VLSI test, highlighting the security vulnerabilities associated with the test of locked chips. We develop three removal attacks to evaluate the security of existing logic locking techniques.

AB - Logic locking is a promising countermeasure against intellectual property (IP) piracy, counterfeiting, hardware Trojans, reverse engineering, and overbuilding attacks. Yet, various attacks that use a working chip as an oracle have been launched on logic locking, undermining the defense of all existing locking techniques. This paper advances the state-of-the-art in logic locking by developing new countermeasures as well as attacks. We present two logic locking techniques, SARLock and SFLL, that provide quantitative security guarantees against the SAT, removal, and approximate attacks. We validate the effectiveness of proposed techniques by taping-out two silicon chips. We also study the interplay between logic locking and VLSI test, highlighting the security vulnerabilities associated with the test of locked chips. We develop three removal attacks to evaluate the security of existing logic locking techniques.

UR - http://www.scopus.com/inward/record.url?scp=85062392613&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85062392613&partnerID=8YFLogxK

U2 - 10.1109/TEST.2018.8624809

DO - 10.1109/TEST.2018.8624809

M3 - Conference contribution

AN - SCOPUS:85062392613

T3 - Proceedings - International Test Conference

BT - International Test Conference 2018, ITC 2018 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -