TMO

A new class of attack on cipher misusing test infrastructure

Sk Subidh Ali, Ozgur Sinanoglu

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    We present a new class of scan attack on hardware implementation of ciphers. The existing scan attacks on ciphers exploit the Design for Testability (DfT) infrastructure of the implementation, where an attacker applies cipher inputs in the functional mode and then by switching to the test mode retrieves the secret key in the form of test responses. These attacks can be thwarted by applying a reset operation when there is a switch of mode. However, the mode-reset countermeasure can be thwarted by using only the test mode of a secure chip. In this work we show how a Test-Mode-Only (TMO) attack can overcome the constraints imposed by a mode-reset countermeasure and demonstrate TMO attacks on private key as well as public key ciphers.

    Original languageEnglish (US)
    Title of host publicationProceedings - 2015 IEEE 33rd VLSI Test Symposium, VTS 2015
    PublisherIEEE Computer Society
    Volume2015-January
    ISBN (Electronic)9781479975976
    DOIs
    StatePublished - Jan 1 2015
    Event2015 33rd IEEE VLSI Test Symposium, VTS 2015 - Napa, United States
    Duration: Apr 27 2015Apr 29 2015

    Other

    Other2015 33rd IEEE VLSI Test Symposium, VTS 2015
    CountryUnited States
    CityNapa
    Period4/27/154/29/15

    Fingerprint

    Design for testability
    Switches
    Hardware

    ASJC Scopus subject areas

    • Computer Science Applications
    • Electrical and Electronic Engineering

    Cite this

    Ali, S. S., & Sinanoglu, O. (2015). TMO: A new class of attack on cipher misusing test infrastructure. In Proceedings - 2015 IEEE 33rd VLSI Test Symposium, VTS 2015 (Vol. 2015-January). [7116255] IEEE Computer Society. https://doi.org/10.1109/VTS.2015.7116255

    TMO : A new class of attack on cipher misusing test infrastructure. / Ali, Sk Subidh; Sinanoglu, Ozgur.

    Proceedings - 2015 IEEE 33rd VLSI Test Symposium, VTS 2015. Vol. 2015-January IEEE Computer Society, 2015. 7116255.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Ali, SS & Sinanoglu, O 2015, TMO: A new class of attack on cipher misusing test infrastructure. in Proceedings - 2015 IEEE 33rd VLSI Test Symposium, VTS 2015. vol. 2015-January, 7116255, IEEE Computer Society, 2015 33rd IEEE VLSI Test Symposium, VTS 2015, Napa, United States, 4/27/15. https://doi.org/10.1109/VTS.2015.7116255
    Ali SS, Sinanoglu O. TMO: A new class of attack on cipher misusing test infrastructure. In Proceedings - 2015 IEEE 33rd VLSI Test Symposium, VTS 2015. Vol. 2015-January. IEEE Computer Society. 2015. 7116255 https://doi.org/10.1109/VTS.2015.7116255
    Ali, Sk Subidh ; Sinanoglu, Ozgur. / TMO : A new class of attack on cipher misusing test infrastructure. Proceedings - 2015 IEEE 33rd VLSI Test Symposium, VTS 2015. Vol. 2015-January IEEE Computer Society, 2015.
    @inproceedings{b59227c9e27b4bb28cbce67d1b4e19e5,
    title = "TMO: A new class of attack on cipher misusing test infrastructure",
    abstract = "We present a new class of scan attack on hardware implementation of ciphers. The existing scan attacks on ciphers exploit the Design for Testability (DfT) infrastructure of the implementation, where an attacker applies cipher inputs in the functional mode and then by switching to the test mode retrieves the secret key in the form of test responses. These attacks can be thwarted by applying a reset operation when there is a switch of mode. However, the mode-reset countermeasure can be thwarted by using only the test mode of a secure chip. In this work we show how a Test-Mode-Only (TMO) attack can overcome the constraints imposed by a mode-reset countermeasure and demonstrate TMO attacks on private key as well as public key ciphers.",
    author = "Ali, {Sk Subidh} and Ozgur Sinanoglu",
    year = "2015",
    month = "1",
    day = "1",
    doi = "10.1109/VTS.2015.7116255",
    language = "English (US)",
    volume = "2015-January",
    booktitle = "Proceedings - 2015 IEEE 33rd VLSI Test Symposium, VTS 2015",
    publisher = "IEEE Computer Society",

    }

    TY - GEN

    T1 - TMO

    T2 - A new class of attack on cipher misusing test infrastructure

    AU - Ali, Sk Subidh

    AU - Sinanoglu, Ozgur

    PY - 2015/1/1

    Y1 - 2015/1/1

    N2 - We present a new class of scan attack on hardware implementation of ciphers. The existing scan attacks on ciphers exploit the Design for Testability (DfT) infrastructure of the implementation, where an attacker applies cipher inputs in the functional mode and then by switching to the test mode retrieves the secret key in the form of test responses. These attacks can be thwarted by applying a reset operation when there is a switch of mode. However, the mode-reset countermeasure can be thwarted by using only the test mode of a secure chip. In this work we show how a Test-Mode-Only (TMO) attack can overcome the constraints imposed by a mode-reset countermeasure and demonstrate TMO attacks on private key as well as public key ciphers.

    AB - We present a new class of scan attack on hardware implementation of ciphers. The existing scan attacks on ciphers exploit the Design for Testability (DfT) infrastructure of the implementation, where an attacker applies cipher inputs in the functional mode and then by switching to the test mode retrieves the secret key in the form of test responses. These attacks can be thwarted by applying a reset operation when there is a switch of mode. However, the mode-reset countermeasure can be thwarted by using only the test mode of a secure chip. In this work we show how a Test-Mode-Only (TMO) attack can overcome the constraints imposed by a mode-reset countermeasure and demonstrate TMO attacks on private key as well as public key ciphers.

    UR - http://www.scopus.com/inward/record.url?scp=84940399347&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84940399347&partnerID=8YFLogxK

    U2 - 10.1109/VTS.2015.7116255

    DO - 10.1109/VTS.2015.7116255

    M3 - Conference contribution

    VL - 2015-January

    BT - Proceedings - 2015 IEEE 33rd VLSI Test Symposium, VTS 2015

    PB - IEEE Computer Society

    ER -