Thwarting timing attacks on NEMS relay based designs

Bodhisatwa Mazumdar, Samah Mohamed Saeed, Sk Subidh Ali, Ozgur Sinanoglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

NEMS relay technology is a promising class of emerging devices that offer zero static leakage and hence overcomes the power dissipation issues of deep-submicron CMOS technology devices. As NEMS relay based digital circuits have potentially higher energy-efficiency than those based on CMOS transistors, circuits based on NEMS relay device are worth exploring. However, NEMS relay devices suffer from large delay compared to CMOS technology; Binary Decision Diagram (BDD) based implementation targets to minimize the total circuit delay, fixing this problem. However, such an implementation renders the timing delay of a NEMS based circuit input-dependent, which can be exploited to infer on-chip secret information from delay information. In this presentation, we illustrate these security vulnerabilities and present countermeasures for a recently proposed energy-efficient block cipher Midori128 that has an on-chip secret key that needs to be protected.

Original languageEnglish (US)
Title of host publicationProceedings - 2016 IEEE 34th VLSI Test Symposium, VTS 2016
PublisherIEEE Computer Society
Volume2016-May
ISBN (Electronic)9781467384544
DOIs
StatePublished - May 23 2016
Event34th IEEE VLSI Test Symposium, VTS 2016 - Las Vegas, United States
Duration: Apr 25 2016Apr 27 2016

Other

Other34th IEEE VLSI Test Symposium, VTS 2016
CountryUnited States
CityLas Vegas
Period4/25/164/27/16

Fingerprint

NEMS
Delay circuits
Binary decision diagrams
Networks (circuits)
Digital circuits
Energy efficiency
Energy dissipation
Transistors
Side channel attack

Keywords

  • Binary decision diagram (BDD)
  • Midori
  • Nanoelectromechanical System (NEMS) relays
  • Security
  • Side-channel attack
  • Timing attack

ASJC Scopus subject areas

  • Computer Science Applications
  • Electrical and Electronic Engineering

Cite this

Mazumdar, B., Saeed, S. M., Ali, S. S., & Sinanoglu, O. (2016). Thwarting timing attacks on NEMS relay based designs. In Proceedings - 2016 IEEE 34th VLSI Test Symposium, VTS 2016 (Vol. 2016-May). [7477294] IEEE Computer Society. https://doi.org/10.1109/VTS.2016.7477294

Thwarting timing attacks on NEMS relay based designs. / Mazumdar, Bodhisatwa; Saeed, Samah Mohamed; Ali, Sk Subidh; Sinanoglu, Ozgur.

Proceedings - 2016 IEEE 34th VLSI Test Symposium, VTS 2016. Vol. 2016-May IEEE Computer Society, 2016. 7477294.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Mazumdar, B, Saeed, SM, Ali, SS & Sinanoglu, O 2016, Thwarting timing attacks on NEMS relay based designs. in Proceedings - 2016 IEEE 34th VLSI Test Symposium, VTS 2016. vol. 2016-May, 7477294, IEEE Computer Society, 34th IEEE VLSI Test Symposium, VTS 2016, Las Vegas, United States, 4/25/16. https://doi.org/10.1109/VTS.2016.7477294
Mazumdar B, Saeed SM, Ali SS, Sinanoglu O. Thwarting timing attacks on NEMS relay based designs. In Proceedings - 2016 IEEE 34th VLSI Test Symposium, VTS 2016. Vol. 2016-May. IEEE Computer Society. 2016. 7477294 https://doi.org/10.1109/VTS.2016.7477294
Mazumdar, Bodhisatwa ; Saeed, Samah Mohamed ; Ali, Sk Subidh ; Sinanoglu, Ozgur. / Thwarting timing attacks on NEMS relay based designs. Proceedings - 2016 IEEE 34th VLSI Test Symposium, VTS 2016. Vol. 2016-May IEEE Computer Society, 2016.
@inproceedings{e3b2d1cc4663402e99406c595504a5b0,
title = "Thwarting timing attacks on NEMS relay based designs",
abstract = "NEMS relay technology is a promising class of emerging devices that offer zero static leakage and hence overcomes the power dissipation issues of deep-submicron CMOS technology devices. As NEMS relay based digital circuits have potentially higher energy-efficiency than those based on CMOS transistors, circuits based on NEMS relay device are worth exploring. However, NEMS relay devices suffer from large delay compared to CMOS technology; Binary Decision Diagram (BDD) based implementation targets to minimize the total circuit delay, fixing this problem. However, such an implementation renders the timing delay of a NEMS based circuit input-dependent, which can be exploited to infer on-chip secret information from delay information. In this presentation, we illustrate these security vulnerabilities and present countermeasures for a recently proposed energy-efficient block cipher Midori128 that has an on-chip secret key that needs to be protected.",
keywords = "Binary decision diagram (BDD), Midori, Nanoelectromechanical System (NEMS) relays, Security, Side-channel attack, Timing attack",
author = "Bodhisatwa Mazumdar and Saeed, {Samah Mohamed} and Ali, {Sk Subidh} and Ozgur Sinanoglu",
year = "2016",
month = "5",
day = "23",
doi = "10.1109/VTS.2016.7477294",
language = "English (US)",
volume = "2016-May",
booktitle = "Proceedings - 2016 IEEE 34th VLSI Test Symposium, VTS 2016",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Thwarting timing attacks on NEMS relay based designs

AU - Mazumdar, Bodhisatwa

AU - Saeed, Samah Mohamed

AU - Ali, Sk Subidh

AU - Sinanoglu, Ozgur

PY - 2016/5/23

Y1 - 2016/5/23

N2 - NEMS relay technology is a promising class of emerging devices that offer zero static leakage and hence overcomes the power dissipation issues of deep-submicron CMOS technology devices. As NEMS relay based digital circuits have potentially higher energy-efficiency than those based on CMOS transistors, circuits based on NEMS relay device are worth exploring. However, NEMS relay devices suffer from large delay compared to CMOS technology; Binary Decision Diagram (BDD) based implementation targets to minimize the total circuit delay, fixing this problem. However, such an implementation renders the timing delay of a NEMS based circuit input-dependent, which can be exploited to infer on-chip secret information from delay information. In this presentation, we illustrate these security vulnerabilities and present countermeasures for a recently proposed energy-efficient block cipher Midori128 that has an on-chip secret key that needs to be protected.

AB - NEMS relay technology is a promising class of emerging devices that offer zero static leakage and hence overcomes the power dissipation issues of deep-submicron CMOS technology devices. As NEMS relay based digital circuits have potentially higher energy-efficiency than those based on CMOS transistors, circuits based on NEMS relay device are worth exploring. However, NEMS relay devices suffer from large delay compared to CMOS technology; Binary Decision Diagram (BDD) based implementation targets to minimize the total circuit delay, fixing this problem. However, such an implementation renders the timing delay of a NEMS based circuit input-dependent, which can be exploited to infer on-chip secret information from delay information. In this presentation, we illustrate these security vulnerabilities and present countermeasures for a recently proposed energy-efficient block cipher Midori128 that has an on-chip secret key that needs to be protected.

KW - Binary decision diagram (BDD)

KW - Midori

KW - Nanoelectromechanical System (NEMS) relays

KW - Security

KW - Side-channel attack

KW - Timing attack

UR - http://www.scopus.com/inward/record.url?scp=84973869899&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84973869899&partnerID=8YFLogxK

U2 - 10.1109/VTS.2016.7477294

DO - 10.1109/VTS.2016.7477294

M3 - Conference contribution

AN - SCOPUS:84973869899

VL - 2016-May

BT - Proceedings - 2016 IEEE 34th VLSI Test Symposium, VTS 2016

PB - IEEE Computer Society

ER -