Testing chips with spare identical cores

Abishek Ramdas, Ozgur Sinanoglu

    Research output: Contribution to journalArticle

    Abstract

    Scalability, power efficiency, and shorter time to market due to design reuse have favored the adoption of homogeneous multicore chips with identical processing units (cores) integrated together, offering enhanced computational power. Furthermore, chips with identical cores help cope with increasing defect rates in delivering reasonable yield levels via the utilization of spare cores. In this paper, we propose a comparison-based test access mechanism (TAM) that is capable of handling spare identical cores. The proposed TAM guarantees the test of a chip through minimum bandwidth in minimum test time, while ensuring zero yield loss in the presence of spare identical cores, as its design is driven by the number of spare cores on the chip. The proposed solution also enables the identification of all the good cores in usable chips, supporting models where chips are priced based on the number of good cores. Furthermore, we provide a tradeoff analysis that enables the designers to make an informed decision regarding yield loss versus area cost. We also extend the proposed TAM by adding efficient diagnostic features, and adapting it for low-power test.

    Original languageEnglish (US)
    Article number6532345
    Pages (from-to)1124-1135
    Number of pages12
    JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
    Volume32
    Issue number7
    DOIs
    StatePublished - Jul 15 2013

    Fingerprint

    Testing
    Scalability
    Bandwidth
    Defects
    Processing
    Costs

    Keywords

    • Identical cores
    • spare cores
    • test access mechanism (TAM)
    • testing

    ASJC Scopus subject areas

    • Software
    • Computer Graphics and Computer-Aided Design
    • Electrical and Electronic Engineering

    Cite this

    Testing chips with spare identical cores. / Ramdas, Abishek; Sinanoglu, Ozgur.

    In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 32, No. 7, 6532345, 15.07.2013, p. 1124-1135.

    Research output: Contribution to journalArticle

    Ramdas, Abishek ; Sinanoglu, Ozgur. / Testing chips with spare identical cores. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2013 ; Vol. 32, No. 7. pp. 1124-1135.
    @article{bb5e2b48ded74294a25430bae6c024fb,
    title = "Testing chips with spare identical cores",
    abstract = "Scalability, power efficiency, and shorter time to market due to design reuse have favored the adoption of homogeneous multicore chips with identical processing units (cores) integrated together, offering enhanced computational power. Furthermore, chips with identical cores help cope with increasing defect rates in delivering reasonable yield levels via the utilization of spare cores. In this paper, we propose a comparison-based test access mechanism (TAM) that is capable of handling spare identical cores. The proposed TAM guarantees the test of a chip through minimum bandwidth in minimum test time, while ensuring zero yield loss in the presence of spare identical cores, as its design is driven by the number of spare cores on the chip. The proposed solution also enables the identification of all the good cores in usable chips, supporting models where chips are priced based on the number of good cores. Furthermore, we provide a tradeoff analysis that enables the designers to make an informed decision regarding yield loss versus area cost. We also extend the proposed TAM by adding efficient diagnostic features, and adapting it for low-power test.",
    keywords = "Identical cores, spare cores, test access mechanism (TAM), testing",
    author = "Abishek Ramdas and Ozgur Sinanoglu",
    year = "2013",
    month = "7",
    day = "15",
    doi = "10.1109/TCAD.2013.2245376",
    language = "English (US)",
    volume = "32",
    pages = "1124--1135",
    journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
    issn = "0278-0070",
    publisher = "Institute of Electrical and Electronics Engineers Inc.",
    number = "7",

    }

    TY - JOUR

    T1 - Testing chips with spare identical cores

    AU - Ramdas, Abishek

    AU - Sinanoglu, Ozgur

    PY - 2013/7/15

    Y1 - 2013/7/15

    N2 - Scalability, power efficiency, and shorter time to market due to design reuse have favored the adoption of homogeneous multicore chips with identical processing units (cores) integrated together, offering enhanced computational power. Furthermore, chips with identical cores help cope with increasing defect rates in delivering reasonable yield levels via the utilization of spare cores. In this paper, we propose a comparison-based test access mechanism (TAM) that is capable of handling spare identical cores. The proposed TAM guarantees the test of a chip through minimum bandwidth in minimum test time, while ensuring zero yield loss in the presence of spare identical cores, as its design is driven by the number of spare cores on the chip. The proposed solution also enables the identification of all the good cores in usable chips, supporting models where chips are priced based on the number of good cores. Furthermore, we provide a tradeoff analysis that enables the designers to make an informed decision regarding yield loss versus area cost. We also extend the proposed TAM by adding efficient diagnostic features, and adapting it for low-power test.

    AB - Scalability, power efficiency, and shorter time to market due to design reuse have favored the adoption of homogeneous multicore chips with identical processing units (cores) integrated together, offering enhanced computational power. Furthermore, chips with identical cores help cope with increasing defect rates in delivering reasonable yield levels via the utilization of spare cores. In this paper, we propose a comparison-based test access mechanism (TAM) that is capable of handling spare identical cores. The proposed TAM guarantees the test of a chip through minimum bandwidth in minimum test time, while ensuring zero yield loss in the presence of spare identical cores, as its design is driven by the number of spare cores on the chip. The proposed solution also enables the identification of all the good cores in usable chips, supporting models where chips are priced based on the number of good cores. Furthermore, we provide a tradeoff analysis that enables the designers to make an informed decision regarding yield loss versus area cost. We also extend the proposed TAM by adding efficient diagnostic features, and adapting it for low-power test.

    KW - Identical cores

    KW - spare cores

    KW - test access mechanism (TAM)

    KW - testing

    UR - http://www.scopus.com/inward/record.url?scp=84879958050&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84879958050&partnerID=8YFLogxK

    U2 - 10.1109/TCAD.2013.2245376

    DO - 10.1109/TCAD.2013.2245376

    M3 - Article

    VL - 32

    SP - 1124

    EP - 1135

    JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

    JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

    SN - 0278-0070

    IS - 7

    M1 - 6532345

    ER -