Test power reduction via deterministic alignment of stimulus and response bits

Sobeeh Almukhaizim, Eman AlQuraishi, Ozgur Sinanoglu

    Research output: Contribution to journalArticle

    Abstract

    Toggling of scan cells during the shift of consecutive complementary values reflects into excessive switching activity in the combinational logic under test unnecessarily. Elevated levels of power dissipation during test ensue as a result, endangering the reliability of the chip. The test power problem may be alleviated via a proper specification of don't care bits to create transition-less runs of bit values. However, in order to reduce Test Data Volume (TDV), these don't care bits are typically exploited to encode patterns through the on-chip decompressor. Furthermore, this approach would not address scan-out and/or capture power. In this paper, we propose a DfT-based approach for reducing test power in any scan architecture. The proposed on-chip mechanism enables the alignment of transition-wise costly stimulus/response bits in scan slices, absorbing these transitions and reducing power. The proposed solution is test set independent and reduces power without resorting to x-filling, enabling orthogonal x-filling techniques to be applied in conjunction. Experimental results justify the efficacy of the proposed method in attaining test power reductions.

    Original languageEnglish (US)
    Pages (from-to)573-584
    Number of pages12
    JournalJournal of Low Power Electronics
    Volume7
    Issue number4
    DOIs
    StatePublished - Dec 1 2011

    Fingerprint

    Energy dissipation
    Specifications

    Keywords

    • Low-Power Test
    • Scan-Based Test
    • Stimulus and Response Bits Alignment

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Cite this

    Test power reduction via deterministic alignment of stimulus and response bits. / Almukhaizim, Sobeeh; AlQuraishi, Eman; Sinanoglu, Ozgur.

    In: Journal of Low Power Electronics, Vol. 7, No. 4, 01.12.2011, p. 573-584.

    Research output: Contribution to journalArticle

    Almukhaizim, Sobeeh ; AlQuraishi, Eman ; Sinanoglu, Ozgur. / Test power reduction via deterministic alignment of stimulus and response bits. In: Journal of Low Power Electronics. 2011 ; Vol. 7, No. 4. pp. 573-584.
    @article{03b3ea94b75647298b140614cc718763,
    title = "Test power reduction via deterministic alignment of stimulus and response bits",
    abstract = "Toggling of scan cells during the shift of consecutive complementary values reflects into excessive switching activity in the combinational logic under test unnecessarily. Elevated levels of power dissipation during test ensue as a result, endangering the reliability of the chip. The test power problem may be alleviated via a proper specification of don't care bits to create transition-less runs of bit values. However, in order to reduce Test Data Volume (TDV), these don't care bits are typically exploited to encode patterns through the on-chip decompressor. Furthermore, this approach would not address scan-out and/or capture power. In this paper, we propose a DfT-based approach for reducing test power in any scan architecture. The proposed on-chip mechanism enables the alignment of transition-wise costly stimulus/response bits in scan slices, absorbing these transitions and reducing power. The proposed solution is test set independent and reduces power without resorting to x-filling, enabling orthogonal x-filling techniques to be applied in conjunction. Experimental results justify the efficacy of the proposed method in attaining test power reductions.",
    keywords = "Low-Power Test, Scan-Based Test, Stimulus and Response Bits Alignment",
    author = "Sobeeh Almukhaizim and Eman AlQuraishi and Ozgur Sinanoglu",
    year = "2011",
    month = "12",
    day = "1",
    doi = "10.1166/jolpe.2011.1152",
    language = "English (US)",
    volume = "7",
    pages = "573--584",
    journal = "Journal of Low Power Electronics",
    issn = "1546-1998",
    publisher = "American Scientific Publishers",
    number = "4",

    }

    TY - JOUR

    T1 - Test power reduction via deterministic alignment of stimulus and response bits

    AU - Almukhaizim, Sobeeh

    AU - AlQuraishi, Eman

    AU - Sinanoglu, Ozgur

    PY - 2011/12/1

    Y1 - 2011/12/1

    N2 - Toggling of scan cells during the shift of consecutive complementary values reflects into excessive switching activity in the combinational logic under test unnecessarily. Elevated levels of power dissipation during test ensue as a result, endangering the reliability of the chip. The test power problem may be alleviated via a proper specification of don't care bits to create transition-less runs of bit values. However, in order to reduce Test Data Volume (TDV), these don't care bits are typically exploited to encode patterns through the on-chip decompressor. Furthermore, this approach would not address scan-out and/or capture power. In this paper, we propose a DfT-based approach for reducing test power in any scan architecture. The proposed on-chip mechanism enables the alignment of transition-wise costly stimulus/response bits in scan slices, absorbing these transitions and reducing power. The proposed solution is test set independent and reduces power without resorting to x-filling, enabling orthogonal x-filling techniques to be applied in conjunction. Experimental results justify the efficacy of the proposed method in attaining test power reductions.

    AB - Toggling of scan cells during the shift of consecutive complementary values reflects into excessive switching activity in the combinational logic under test unnecessarily. Elevated levels of power dissipation during test ensue as a result, endangering the reliability of the chip. The test power problem may be alleviated via a proper specification of don't care bits to create transition-less runs of bit values. However, in order to reduce Test Data Volume (TDV), these don't care bits are typically exploited to encode patterns through the on-chip decompressor. Furthermore, this approach would not address scan-out and/or capture power. In this paper, we propose a DfT-based approach for reducing test power in any scan architecture. The proposed on-chip mechanism enables the alignment of transition-wise costly stimulus/response bits in scan slices, absorbing these transitions and reducing power. The proposed solution is test set independent and reduces power without resorting to x-filling, enabling orthogonal x-filling techniques to be applied in conjunction. Experimental results justify the efficacy of the proposed method in attaining test power reductions.

    KW - Low-Power Test

    KW - Scan-Based Test

    KW - Stimulus and Response Bits Alignment

    UR - http://www.scopus.com/inward/record.url?scp=84857287859&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84857287859&partnerID=8YFLogxK

    U2 - 10.1166/jolpe.2011.1152

    DO - 10.1166/jolpe.2011.1152

    M3 - Article

    VL - 7

    SP - 573

    EP - 584

    JO - Journal of Low Power Electronics

    JF - Journal of Low Power Electronics

    SN - 1546-1998

    IS - 4

    ER -