Test data volume comparison: Monolithic vs. modular SoC testing

Ozgur Sinanoglu, Anuja Sehgal, Erik Jan Marinissen, Jeff Fitzgerald, Jeff Rearick

Research output: Contribution to journalArticle

Abstract

Editor's note: Containing production cost is a major concern for today's complex SoCs. One of the key contributors to production cost is test time and test data volume, for which numerous compression techniques were proposed. This article introduces a different approach to test data volume reduction, namely the use of modular test based on IEEE Std 1500 architecture, and it provides modeling, analysis, and quantification to support the proposed approach.

Original languageEnglish (US)
Pages (from-to)25-37
Number of pages13
JournalIEEE Design and Test of Computers
Volume26
Issue number3
DOIs
StatePublished - Aug 14 2009

Fingerprint

Testing
Costs
System-on-chip

Keywords

  • Automatic test pattern generation
  • Computer architecture
  • Flip-flops
  • IEEE Std 1500
  • Logic cores
  • Magnetic cores
  • Modular testing
  • Monolithic testing
  • Pediatrics
  • SoC testing
  • System-on-a-chip
  • Test application time
  • Test data volume

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Test data volume comparison : Monolithic vs. modular SoC testing. / Sinanoglu, Ozgur; Sehgal, Anuja; Marinissen, Erik Jan; Fitzgerald, Jeff; Rearick, Jeff.

In: IEEE Design and Test of Computers, Vol. 26, No. 3, 14.08.2009, p. 25-37.

Research output: Contribution to journalArticle

Sinanoglu, Ozgur ; Sehgal, Anuja ; Marinissen, Erik Jan ; Fitzgerald, Jeff ; Rearick, Jeff. / Test data volume comparison : Monolithic vs. modular SoC testing. In: IEEE Design and Test of Computers. 2009 ; Vol. 26, No. 3. pp. 25-37.
@article{95019944da384db0b5889d421a552403,
title = "Test data volume comparison: Monolithic vs. modular SoC testing",
abstract = "Editor's note: Containing production cost is a major concern for today's complex SoCs. One of the key contributors to production cost is test time and test data volume, for which numerous compression techniques were proposed. This article introduces a different approach to test data volume reduction, namely the use of modular test based on IEEE Std 1500 architecture, and it provides modeling, analysis, and quantification to support the proposed approach.",
keywords = "Automatic test pattern generation, Computer architecture, Flip-flops, IEEE Std 1500, Logic cores, Magnetic cores, Modular testing, Monolithic testing, Pediatrics, SoC testing, System-on-a-chip, Test application time, Test data volume",
author = "Ozgur Sinanoglu and Anuja Sehgal and Marinissen, {Erik Jan} and Jeff Fitzgerald and Jeff Rearick",
year = "2009",
month = "8",
day = "14",
doi = "10.1109/MDT.2009.65",
language = "English (US)",
volume = "26",
pages = "25--37",
journal = "IEEE Design and Test",
issn = "2168-2356",
publisher = "IEEE Computer Society",
number = "3",

}

TY - JOUR

T1 - Test data volume comparison

T2 - Monolithic vs. modular SoC testing

AU - Sinanoglu, Ozgur

AU - Sehgal, Anuja

AU - Marinissen, Erik Jan

AU - Fitzgerald, Jeff

AU - Rearick, Jeff

PY - 2009/8/14

Y1 - 2009/8/14

N2 - Editor's note: Containing production cost is a major concern for today's complex SoCs. One of the key contributors to production cost is test time and test data volume, for which numerous compression techniques were proposed. This article introduces a different approach to test data volume reduction, namely the use of modular test based on IEEE Std 1500 architecture, and it provides modeling, analysis, and quantification to support the proposed approach.

AB - Editor's note: Containing production cost is a major concern for today's complex SoCs. One of the key contributors to production cost is test time and test data volume, for which numerous compression techniques were proposed. This article introduces a different approach to test data volume reduction, namely the use of modular test based on IEEE Std 1500 architecture, and it provides modeling, analysis, and quantification to support the proposed approach.

KW - Automatic test pattern generation

KW - Computer architecture

KW - Flip-flops

KW - IEEE Std 1500

KW - Logic cores

KW - Magnetic cores

KW - Modular testing

KW - Monolithic testing

KW - Pediatrics

KW - SoC testing

KW - System-on-a-chip

KW - Test application time

KW - Test data volume

UR - http://www.scopus.com/inward/record.url?scp=68349146233&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=68349146233&partnerID=8YFLogxK

U2 - 10.1109/MDT.2009.65

DO - 10.1109/MDT.2009.65

M3 - Article

AN - SCOPUS:68349146233

VL - 26

SP - 25

EP - 37

JO - IEEE Design and Test

JF - IEEE Design and Test

SN - 2168-2356

IS - 3

ER -