Test access mechanism for chips with spare identical cores

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Scalability, power-efficiency and shorter time-to-market due to design re-use have favored the adoption of homogeneous multi-core chips with identical processing units (cores) integrated together, offering enhanced computational power. Furthermore, chips with identical cores help cope with increasing defect rates in delivering reasonable yield levels via the utilization of spare cores. In this paper, we propose a comparison-based TAM that is capable of handling spare identical cores; the proposed TAM guarantees the test of a chip through minimum bandwidth in minimum test time, while ensuring no yield loss in the presence of spare identical cores, as its design is driven by the number of spare cores on the chip. The proposed solution also enables the identification of all the good cores in usable chips, supporting models where chips are priced based on number of good cores. We also extend the proposed TAM by adding efficient diagnostic features.

Original languageEnglish (US)
Title of host publicationProceedings of the 2012 IEEE 18th International On-Line Testing Symposium, IOLTS 2012
Pages97-102
Number of pages6
DOIs
StatePublished - Nov 22 2012
Event2012 IEEE 18th International On-Line Testing Symposium, IOLTS 2012 - Sitges, Spain
Duration: Jun 27 2012Jun 29 2012

Other

Other2012 IEEE 18th International On-Line Testing Symposium, IOLTS 2012
CountrySpain
CitySitges
Period6/27/126/29/12

Fingerprint

Scalability
Bandwidth
Defects
Processing

ASJC Scopus subject areas

  • Safety, Risk, Reliability and Quality

Cite this

Sinanoglu, O. (2012). Test access mechanism for chips with spare identical cores. In Proceedings of the 2012 IEEE 18th International On-Line Testing Symposium, IOLTS 2012 (pp. 97-102). [6313848] https://doi.org/10.1109/IOLTS.2012.6313848

Test access mechanism for chips with spare identical cores. / Sinanoglu, Ozgur.

Proceedings of the 2012 IEEE 18th International On-Line Testing Symposium, IOLTS 2012. 2012. p. 97-102 6313848.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sinanoglu, O 2012, Test access mechanism for chips with spare identical cores. in Proceedings of the 2012 IEEE 18th International On-Line Testing Symposium, IOLTS 2012., 6313848, pp. 97-102, 2012 IEEE 18th International On-Line Testing Symposium, IOLTS 2012, Sitges, Spain, 6/27/12. https://doi.org/10.1109/IOLTS.2012.6313848
Sinanoglu O. Test access mechanism for chips with spare identical cores. In Proceedings of the 2012 IEEE 18th International On-Line Testing Symposium, IOLTS 2012. 2012. p. 97-102. 6313848 https://doi.org/10.1109/IOLTS.2012.6313848
Sinanoglu, Ozgur. / Test access mechanism for chips with spare identical cores. Proceedings of the 2012 IEEE 18th International On-Line Testing Symposium, IOLTS 2012. 2012. pp. 97-102
@inproceedings{b79755e56a7c43878f1b4e5783af4c1a,
title = "Test access mechanism for chips with spare identical cores",
abstract = "Scalability, power-efficiency and shorter time-to-market due to design re-use have favored the adoption of homogeneous multi-core chips with identical processing units (cores) integrated together, offering enhanced computational power. Furthermore, chips with identical cores help cope with increasing defect rates in delivering reasonable yield levels via the utilization of spare cores. In this paper, we propose a comparison-based TAM that is capable of handling spare identical cores; the proposed TAM guarantees the test of a chip through minimum bandwidth in minimum test time, while ensuring no yield loss in the presence of spare identical cores, as its design is driven by the number of spare cores on the chip. The proposed solution also enables the identification of all the good cores in usable chips, supporting models where chips are priced based on number of good cores. We also extend the proposed TAM by adding efficient diagnostic features.",
author = "Ozgur Sinanoglu",
year = "2012",
month = "11",
day = "22",
doi = "10.1109/IOLTS.2012.6313848",
language = "English (US)",
isbn = "9781467320849",
pages = "97--102",
booktitle = "Proceedings of the 2012 IEEE 18th International On-Line Testing Symposium, IOLTS 2012",

}

TY - GEN

T1 - Test access mechanism for chips with spare identical cores

AU - Sinanoglu, Ozgur

PY - 2012/11/22

Y1 - 2012/11/22

N2 - Scalability, power-efficiency and shorter time-to-market due to design re-use have favored the adoption of homogeneous multi-core chips with identical processing units (cores) integrated together, offering enhanced computational power. Furthermore, chips with identical cores help cope with increasing defect rates in delivering reasonable yield levels via the utilization of spare cores. In this paper, we propose a comparison-based TAM that is capable of handling spare identical cores; the proposed TAM guarantees the test of a chip through minimum bandwidth in minimum test time, while ensuring no yield loss in the presence of spare identical cores, as its design is driven by the number of spare cores on the chip. The proposed solution also enables the identification of all the good cores in usable chips, supporting models where chips are priced based on number of good cores. We also extend the proposed TAM by adding efficient diagnostic features.

AB - Scalability, power-efficiency and shorter time-to-market due to design re-use have favored the adoption of homogeneous multi-core chips with identical processing units (cores) integrated together, offering enhanced computational power. Furthermore, chips with identical cores help cope with increasing defect rates in delivering reasonable yield levels via the utilization of spare cores. In this paper, we propose a comparison-based TAM that is capable of handling spare identical cores; the proposed TAM guarantees the test of a chip through minimum bandwidth in minimum test time, while ensuring no yield loss in the presence of spare identical cores, as its design is driven by the number of spare cores on the chip. The proposed solution also enables the identification of all the good cores in usable chips, supporting models where chips are priced based on number of good cores. We also extend the proposed TAM by adding efficient diagnostic features.

UR - http://www.scopus.com/inward/record.url?scp=84869180215&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84869180215&partnerID=8YFLogxK

U2 - 10.1109/IOLTS.2012.6313848

DO - 10.1109/IOLTS.2012.6313848

M3 - Conference contribution

SN - 9781467320849

SP - 97

EP - 102

BT - Proceedings of the 2012 IEEE 18th International On-Line Testing Symposium, IOLTS 2012

ER -