Switch level hot-carrier reliability enhancement of VLSI circuits

Aurobindo Dasgupta, Ramesh Karri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Long-term reliability of MOS VLSI circuits is becoming an important issue with rapid advances in VLSI technology and increasing VLSI chip densities. Hot-carrier effects and electromigration are the two important failure mechanisms that significantly impact the long-term reliability of high-density VLSI ICs. In this paper, we present a probabilistic switch-level method for identifying MOSFETs in the circuit that are most susceptible to hot-carrier effects. Subsequently, we outline two techniques - (i) reordering of inputs to logic gates and (ii) selective MOSFET sizing - to reduce the hot-carrier susceptibility of these critical MOSFETs. Finally, we show that for a given circuit, the best design in terms of hot-carrier reliability does not necessarily coincide with the best design in terms of power consumption. The algorithms are incorporated into SIS and are evaluated on the ISCAS-MCNC91 benchmark suite.

Original languageEnglish (US)
Title of host publicationIEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
PublisherIEEE
Pages63-71
Number of pages9
StatePublished - 1995
EventProceedings of the 1995 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, DFT'95 - Lafayette, LA, USA
Duration: Nov 13 1995Nov 15 1995

Other

OtherProceedings of the 1995 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, DFT'95
CityLafayette, LA, USA
Period11/13/9511/15/95

Fingerprint

Hot carriers
VLSI circuits
Switches
Electromigration
Logic gates
Networks (circuits)
Electric power utilization

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Dasgupta, A., & Karri, R. (1995). Switch level hot-carrier reliability enhancement of VLSI circuits. In IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems (pp. 63-71). IEEE.

Switch level hot-carrier reliability enhancement of VLSI circuits. / Dasgupta, Aurobindo; Karri, Ramesh.

IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems. IEEE, 1995. p. 63-71.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Dasgupta, A & Karri, R 1995, Switch level hot-carrier reliability enhancement of VLSI circuits. in IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems. IEEE, pp. 63-71, Proceedings of the 1995 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, DFT'95, Lafayette, LA, USA, 11/13/95.
Dasgupta A, Karri R. Switch level hot-carrier reliability enhancement of VLSI circuits. In IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems. IEEE. 1995. p. 63-71
Dasgupta, Aurobindo ; Karri, Ramesh. / Switch level hot-carrier reliability enhancement of VLSI circuits. IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems. IEEE, 1995. pp. 63-71
@inproceedings{647efbdcb4a5422ea383fc523fa35981,
title = "Switch level hot-carrier reliability enhancement of VLSI circuits",
abstract = "Long-term reliability of MOS VLSI circuits is becoming an important issue with rapid advances in VLSI technology and increasing VLSI chip densities. Hot-carrier effects and electromigration are the two important failure mechanisms that significantly impact the long-term reliability of high-density VLSI ICs. In this paper, we present a probabilistic switch-level method for identifying MOSFETs in the circuit that are most susceptible to hot-carrier effects. Subsequently, we outline two techniques - (i) reordering of inputs to logic gates and (ii) selective MOSFET sizing - to reduce the hot-carrier susceptibility of these critical MOSFETs. Finally, we show that for a given circuit, the best design in terms of hot-carrier reliability does not necessarily coincide with the best design in terms of power consumption. The algorithms are incorporated into SIS and are evaluated on the ISCAS-MCNC91 benchmark suite.",
author = "Aurobindo Dasgupta and Ramesh Karri",
year = "1995",
language = "English (US)",
pages = "63--71",
booktitle = "IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems",
publisher = "IEEE",

}

TY - GEN

T1 - Switch level hot-carrier reliability enhancement of VLSI circuits

AU - Dasgupta, Aurobindo

AU - Karri, Ramesh

PY - 1995

Y1 - 1995

N2 - Long-term reliability of MOS VLSI circuits is becoming an important issue with rapid advances in VLSI technology and increasing VLSI chip densities. Hot-carrier effects and electromigration are the two important failure mechanisms that significantly impact the long-term reliability of high-density VLSI ICs. In this paper, we present a probabilistic switch-level method for identifying MOSFETs in the circuit that are most susceptible to hot-carrier effects. Subsequently, we outline two techniques - (i) reordering of inputs to logic gates and (ii) selective MOSFET sizing - to reduce the hot-carrier susceptibility of these critical MOSFETs. Finally, we show that for a given circuit, the best design in terms of hot-carrier reliability does not necessarily coincide with the best design in terms of power consumption. The algorithms are incorporated into SIS and are evaluated on the ISCAS-MCNC91 benchmark suite.

AB - Long-term reliability of MOS VLSI circuits is becoming an important issue with rapid advances in VLSI technology and increasing VLSI chip densities. Hot-carrier effects and electromigration are the two important failure mechanisms that significantly impact the long-term reliability of high-density VLSI ICs. In this paper, we present a probabilistic switch-level method for identifying MOSFETs in the circuit that are most susceptible to hot-carrier effects. Subsequently, we outline two techniques - (i) reordering of inputs to logic gates and (ii) selective MOSFET sizing - to reduce the hot-carrier susceptibility of these critical MOSFETs. Finally, we show that for a given circuit, the best design in terms of hot-carrier reliability does not necessarily coincide with the best design in terms of power consumption. The algorithms are incorporated into SIS and are evaluated on the ISCAS-MCNC91 benchmark suite.

UR - http://www.scopus.com/inward/record.url?scp=0029514433&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029514433&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0029514433

SP - 63

EP - 71

BT - IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems

PB - IEEE

ER -