Statistical peak temperature prediction and thermal yield improvement for 3D chip multiprocessors

Da Cheng Juan, Siddharth Garg, Diana Marculescu

Research output: Contribution to journalArticle

Abstract

Thermal issues have become critical roadblocks for achieving highly reliable three-dimensional (3D) integrated circuits (ICs). The presence of process variations further exacerbates these problems. In this article, we propose techniques for the efficient evaluation and mitigation of the impact of leakage power variations on the temperature profile of 3D Chip Multiprocessors (CMPs). Experimental results demonstrate that, due to the impact of process variations, a 4-tier 3D implementation can be more than 40?C hotter and 23% leakier than its 2D counterpart. To determine the maximum temperature of each fabricated 3D IC, we propose an accurate learning-based model for peak temperature prediction. Based on the learning model, we then propose two post-fabrication techniques to increase the thermal yield of 3D CMPs: (1) tier restacking and (2) thermally-Aware die matching. Experimental results show that: (1) the proposed prediction model achieves more than 98% accuracy, and (2) the proposed thermally-Aware, post-fabrication optimization techniques significantly improve the thermal yield from only 51% to 99% for 3D CMPs.

Original languageEnglish (US)
Article number39
JournalACM Transactions on Design Automation of Electronic Systems
Volume19
Issue number4
DOIs
StatePublished - 2014

Fingerprint

Fabrication
Temperature
Hot Temperature
Three dimensional integrated circuits

Keywords

  • 3D IC
  • Chip multiprocessor
  • Leakage power
  • Prediction
  • Process variation
  • Statistical model
  • Temperature
  • Thermal hotspot

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Statistical peak temperature prediction and thermal yield improvement for 3D chip multiprocessors. / Juan, Da Cheng; Garg, Siddharth; Marculescu, Diana.

In: ACM Transactions on Design Automation of Electronic Systems, Vol. 19, No. 4, 39, 2014.

Research output: Contribution to journalArticle

@article{d2506bec190141a89b43adb4db022b1c,
title = "Statistical peak temperature prediction and thermal yield improvement for 3D chip multiprocessors",
abstract = "Thermal issues have become critical roadblocks for achieving highly reliable three-dimensional (3D) integrated circuits (ICs). The presence of process variations further exacerbates these problems. In this article, we propose techniques for the efficient evaluation and mitigation of the impact of leakage power variations on the temperature profile of 3D Chip Multiprocessors (CMPs). Experimental results demonstrate that, due to the impact of process variations, a 4-tier 3D implementation can be more than 40?C hotter and 23{\%} leakier than its 2D counterpart. To determine the maximum temperature of each fabricated 3D IC, we propose an accurate learning-based model for peak temperature prediction. Based on the learning model, we then propose two post-fabrication techniques to increase the thermal yield of 3D CMPs: (1) tier restacking and (2) thermally-Aware die matching. Experimental results show that: (1) the proposed prediction model achieves more than 98{\%} accuracy, and (2) the proposed thermally-Aware, post-fabrication optimization techniques significantly improve the thermal yield from only 51{\%} to 99{\%} for 3D CMPs.",
keywords = "3D IC, Chip multiprocessor, Leakage power, Prediction, Process variation, Statistical model, Temperature, Thermal hotspot",
author = "Juan, {Da Cheng} and Siddharth Garg and Diana Marculescu",
year = "2014",
doi = "10.1145/2633606",
language = "English (US)",
volume = "19",
journal = "ACM Transactions on Design Automation of Electronic Systems",
issn = "1084-4309",
publisher = "Association for Computing Machinery (ACM)",
number = "4",

}

TY - JOUR

T1 - Statistical peak temperature prediction and thermal yield improvement for 3D chip multiprocessors

AU - Juan, Da Cheng

AU - Garg, Siddharth

AU - Marculescu, Diana

PY - 2014

Y1 - 2014

N2 - Thermal issues have become critical roadblocks for achieving highly reliable three-dimensional (3D) integrated circuits (ICs). The presence of process variations further exacerbates these problems. In this article, we propose techniques for the efficient evaluation and mitigation of the impact of leakage power variations on the temperature profile of 3D Chip Multiprocessors (CMPs). Experimental results demonstrate that, due to the impact of process variations, a 4-tier 3D implementation can be more than 40?C hotter and 23% leakier than its 2D counterpart. To determine the maximum temperature of each fabricated 3D IC, we propose an accurate learning-based model for peak temperature prediction. Based on the learning model, we then propose two post-fabrication techniques to increase the thermal yield of 3D CMPs: (1) tier restacking and (2) thermally-Aware die matching. Experimental results show that: (1) the proposed prediction model achieves more than 98% accuracy, and (2) the proposed thermally-Aware, post-fabrication optimization techniques significantly improve the thermal yield from only 51% to 99% for 3D CMPs.

AB - Thermal issues have become critical roadblocks for achieving highly reliable three-dimensional (3D) integrated circuits (ICs). The presence of process variations further exacerbates these problems. In this article, we propose techniques for the efficient evaluation and mitigation of the impact of leakage power variations on the temperature profile of 3D Chip Multiprocessors (CMPs). Experimental results demonstrate that, due to the impact of process variations, a 4-tier 3D implementation can be more than 40?C hotter and 23% leakier than its 2D counterpart. To determine the maximum temperature of each fabricated 3D IC, we propose an accurate learning-based model for peak temperature prediction. Based on the learning model, we then propose two post-fabrication techniques to increase the thermal yield of 3D CMPs: (1) tier restacking and (2) thermally-Aware die matching. Experimental results show that: (1) the proposed prediction model achieves more than 98% accuracy, and (2) the proposed thermally-Aware, post-fabrication optimization techniques significantly improve the thermal yield from only 51% to 99% for 3D CMPs.

KW - 3D IC

KW - Chip multiprocessor

KW - Leakage power

KW - Prediction

KW - Process variation

KW - Statistical model

KW - Temperature

KW - Thermal hotspot

UR - http://www.scopus.com/inward/record.url?scp=84906737572&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84906737572&partnerID=8YFLogxK

U2 - 10.1145/2633606

DO - 10.1145/2633606

M3 - Article

AN - SCOPUS:84906737572

VL - 19

JO - ACM Transactions on Design Automation of Electronic Systems

JF - ACM Transactions on Design Automation of Electronic Systems

SN - 1084-4309

IS - 4

M1 - 39

ER -