Simultaneous scheduling and binding for power minimization during microarchitecture synthesis

Aurobindo Dasgupta, Ramesh Karri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Sub-micron technologies and the increasing size and complexity of integrated components have aggravated the effect of long interconnects and buses, compared to that of gates, on the overall performance, and energy of systems. Consequently, we propose a RT level design technique to reduce the energy dissipated in switching of the buses (≈40% of the on-chip power) in the synthesized microarchitectures. This is accomplished by judiciously binding/scheduling data transfers in a Control Data Flow Graph (CDFG) onto buses in the design. The algorithm considers (i) correlations between data transfers, (ii) constraints on system performance, and (iii) constraints on the number of buses. Simulations on benchmarks show that best-energy designs are up to 75% energy-efficient vis-a-vis the worst-energy designs. Further, best-energy designs are up to 45% more energy-efficient than the best-delay designs.

Original languageEnglish (US)
Title of host publicationProceedings of the International Symposium on Low Power Design
PublisherACM
Pages69-74
Number of pages6
StatePublished - 1995
EventProceedings of the 1995 International Symposium on Low Power Design - Dana Point, CA, USA
Duration: Apr 23 1995Apr 26 1995

Other

OtherProceedings of the 1995 International Symposium on Low Power Design
CityDana Point, CA, USA
Period4/23/954/26/95

Fingerprint

Scheduling
Data transfer
Data flow graphs

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Dasgupta, A., & Karri, R. (1995). Simultaneous scheduling and binding for power minimization during microarchitecture synthesis. In Proceedings of the International Symposium on Low Power Design (pp. 69-74). ACM.

Simultaneous scheduling and binding for power minimization during microarchitecture synthesis. / Dasgupta, Aurobindo; Karri, Ramesh.

Proceedings of the International Symposium on Low Power Design. ACM, 1995. p. 69-74.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Dasgupta, A & Karri, R 1995, Simultaneous scheduling and binding for power minimization during microarchitecture synthesis. in Proceedings of the International Symposium on Low Power Design. ACM, pp. 69-74, Proceedings of the 1995 International Symposium on Low Power Design, Dana Point, CA, USA, 4/23/95.
Dasgupta A, Karri R. Simultaneous scheduling and binding for power minimization during microarchitecture synthesis. In Proceedings of the International Symposium on Low Power Design. ACM. 1995. p. 69-74
Dasgupta, Aurobindo ; Karri, Ramesh. / Simultaneous scheduling and binding for power minimization during microarchitecture synthesis. Proceedings of the International Symposium on Low Power Design. ACM, 1995. pp. 69-74
@inproceedings{ed8ba50e6a784db7b17d294ed6f7655c,
title = "Simultaneous scheduling and binding for power minimization during microarchitecture synthesis",
abstract = "Sub-micron technologies and the increasing size and complexity of integrated components have aggravated the effect of long interconnects and buses, compared to that of gates, on the overall performance, and energy of systems. Consequently, we propose a RT level design technique to reduce the energy dissipated in switching of the buses (≈40{\%} of the on-chip power) in the synthesized microarchitectures. This is accomplished by judiciously binding/scheduling data transfers in a Control Data Flow Graph (CDFG) onto buses in the design. The algorithm considers (i) correlations between data transfers, (ii) constraints on system performance, and (iii) constraints on the number of buses. Simulations on benchmarks show that best-energy designs are up to 75{\%} energy-efficient vis-a-vis the worst-energy designs. Further, best-energy designs are up to 45{\%} more energy-efficient than the best-delay designs.",
author = "Aurobindo Dasgupta and Ramesh Karri",
year = "1995",
language = "English (US)",
pages = "69--74",
booktitle = "Proceedings of the International Symposium on Low Power Design",
publisher = "ACM",

}

TY - GEN

T1 - Simultaneous scheduling and binding for power minimization during microarchitecture synthesis

AU - Dasgupta, Aurobindo

AU - Karri, Ramesh

PY - 1995

Y1 - 1995

N2 - Sub-micron technologies and the increasing size and complexity of integrated components have aggravated the effect of long interconnects and buses, compared to that of gates, on the overall performance, and energy of systems. Consequently, we propose a RT level design technique to reduce the energy dissipated in switching of the buses (≈40% of the on-chip power) in the synthesized microarchitectures. This is accomplished by judiciously binding/scheduling data transfers in a Control Data Flow Graph (CDFG) onto buses in the design. The algorithm considers (i) correlations between data transfers, (ii) constraints on system performance, and (iii) constraints on the number of buses. Simulations on benchmarks show that best-energy designs are up to 75% energy-efficient vis-a-vis the worst-energy designs. Further, best-energy designs are up to 45% more energy-efficient than the best-delay designs.

AB - Sub-micron technologies and the increasing size and complexity of integrated components have aggravated the effect of long interconnects and buses, compared to that of gates, on the overall performance, and energy of systems. Consequently, we propose a RT level design technique to reduce the energy dissipated in switching of the buses (≈40% of the on-chip power) in the synthesized microarchitectures. This is accomplished by judiciously binding/scheduling data transfers in a Control Data Flow Graph (CDFG) onto buses in the design. The algorithm considers (i) correlations between data transfers, (ii) constraints on system performance, and (iii) constraints on the number of buses. Simulations on benchmarks show that best-energy designs are up to 75% energy-efficient vis-a-vis the worst-energy designs. Further, best-energy designs are up to 45% more energy-efficient than the best-delay designs.

UR - http://www.scopus.com/inward/record.url?scp=0029182644&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029182644&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0029182644

SP - 69

EP - 74

BT - Proceedings of the International Symposium on Low Power Design

PB - ACM

ER -