Rewind-support for peak capture power reduction in launch-off-shift testing

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Shrinking feature sizes have magnified deep sub-micron effects, resulting in integrated circuits prone to timing-related defects. Stringent test quality requirements have therefore mandated the use of at-speed testing schemes, however, excessive switching activity during the launch operation may result in yield loss. In this paper, we propose a design partitioning technique that can reduce power dissipation during launch and capture operations in the launch-off-shift (LOS) based at-speed testing scheme. As opposed to the existing partitioning techniques, the proposed low-power framework enables the re-use of a (compact and high quality) set of patterns generated by a conventional power-unaware LOS ATPG tool as is, which can be applied in a low power manner. To tackle this challenge, we derive partitioning rules as well as the non-intrusive DfT support needed, enabling the transformation of power-thriftless patterns into power-frugal ones, while retaining pattern count and test quality (fault and ancillary defect coverage) intact.

Original languageEnglish (US)
Title of host publicationProceedings of the 20th Asian Test Symposium, ATS 2011
Pages78-83
Number of pages6
DOIs
StatePublished - Dec 1 2011
Event20th Asian Test Symposium, ATS 2011 - New Delhi, India
Duration: Nov 20 2011Nov 23 2011

Other

Other20th Asian Test Symposium, ATS 2011
CountryIndia
CityNew Delhi
Period11/20/1111/23/11

Fingerprint

Defects
Testing
Integrated circuits
Energy dissipation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Sinanoglu, O. (2011). Rewind-support for peak capture power reduction in launch-off-shift testing. In Proceedings of the 20th Asian Test Symposium, ATS 2011 (pp. 78-83). [6114517] https://doi.org/10.1109/ATS.2011.18

Rewind-support for peak capture power reduction in launch-off-shift testing. / Sinanoglu, Ozgur.

Proceedings of the 20th Asian Test Symposium, ATS 2011. 2011. p. 78-83 6114517.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sinanoglu, O 2011, Rewind-support for peak capture power reduction in launch-off-shift testing. in Proceedings of the 20th Asian Test Symposium, ATS 2011., 6114517, pp. 78-83, 20th Asian Test Symposium, ATS 2011, New Delhi, India, 11/20/11. https://doi.org/10.1109/ATS.2011.18
Sinanoglu O. Rewind-support for peak capture power reduction in launch-off-shift testing. In Proceedings of the 20th Asian Test Symposium, ATS 2011. 2011. p. 78-83. 6114517 https://doi.org/10.1109/ATS.2011.18
Sinanoglu, Ozgur. / Rewind-support for peak capture power reduction in launch-off-shift testing. Proceedings of the 20th Asian Test Symposium, ATS 2011. 2011. pp. 78-83
@inproceedings{6e6f30ec63244f22993f53cf709664f5,
title = "Rewind-support for peak capture power reduction in launch-off-shift testing",
abstract = "Shrinking feature sizes have magnified deep sub-micron effects, resulting in integrated circuits prone to timing-related defects. Stringent test quality requirements have therefore mandated the use of at-speed testing schemes, however, excessive switching activity during the launch operation may result in yield loss. In this paper, we propose a design partitioning technique that can reduce power dissipation during launch and capture operations in the launch-off-shift (LOS) based at-speed testing scheme. As opposed to the existing partitioning techniques, the proposed low-power framework enables the re-use of a (compact and high quality) set of patterns generated by a conventional power-unaware LOS ATPG tool as is, which can be applied in a low power manner. To tackle this challenge, we derive partitioning rules as well as the non-intrusive DfT support needed, enabling the transformation of power-thriftless patterns into power-frugal ones, while retaining pattern count and test quality (fault and ancillary defect coverage) intact.",
author = "Ozgur Sinanoglu",
year = "2011",
month = "12",
day = "1",
doi = "10.1109/ATS.2011.18",
language = "English (US)",
isbn = "9780769545837",
pages = "78--83",
booktitle = "Proceedings of the 20th Asian Test Symposium, ATS 2011",

}

TY - GEN

T1 - Rewind-support for peak capture power reduction in launch-off-shift testing

AU - Sinanoglu, Ozgur

PY - 2011/12/1

Y1 - 2011/12/1

N2 - Shrinking feature sizes have magnified deep sub-micron effects, resulting in integrated circuits prone to timing-related defects. Stringent test quality requirements have therefore mandated the use of at-speed testing schemes, however, excessive switching activity during the launch operation may result in yield loss. In this paper, we propose a design partitioning technique that can reduce power dissipation during launch and capture operations in the launch-off-shift (LOS) based at-speed testing scheme. As opposed to the existing partitioning techniques, the proposed low-power framework enables the re-use of a (compact and high quality) set of patterns generated by a conventional power-unaware LOS ATPG tool as is, which can be applied in a low power manner. To tackle this challenge, we derive partitioning rules as well as the non-intrusive DfT support needed, enabling the transformation of power-thriftless patterns into power-frugal ones, while retaining pattern count and test quality (fault and ancillary defect coverage) intact.

AB - Shrinking feature sizes have magnified deep sub-micron effects, resulting in integrated circuits prone to timing-related defects. Stringent test quality requirements have therefore mandated the use of at-speed testing schemes, however, excessive switching activity during the launch operation may result in yield loss. In this paper, we propose a design partitioning technique that can reduce power dissipation during launch and capture operations in the launch-off-shift (LOS) based at-speed testing scheme. As opposed to the existing partitioning techniques, the proposed low-power framework enables the re-use of a (compact and high quality) set of patterns generated by a conventional power-unaware LOS ATPG tool as is, which can be applied in a low power manner. To tackle this challenge, we derive partitioning rules as well as the non-intrusive DfT support needed, enabling the transformation of power-thriftless patterns into power-frugal ones, while retaining pattern count and test quality (fault and ancillary defect coverage) intact.

UR - http://www.scopus.com/inward/record.url?scp=84856138716&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84856138716&partnerID=8YFLogxK

U2 - 10.1109/ATS.2011.18

DO - 10.1109/ATS.2011.18

M3 - Conference contribution

SN - 9780769545837

SP - 78

EP - 83

BT - Proceedings of the 20th Asian Test Symposium, ATS 2011

ER -