Revisiting Vulnerability Analysis in Modern Microprocessors

Mihalis Maniatakos, Maria Michael, Chandra Tirumurti, Yiorgos Makris

Research output: Contribution to journalArticle

Abstract

The notion of Architectural Vulnerability Factor (AVF) has been extensively used to evaluate various aspects of design robustness. While AVF has been a very popular way of assessing element resiliency, its calculation requires rigorous and extremely time-consuming experiments. Furthermore, recent radiation studies in 90 nm and 65 nm technology nodes demonstrate that up to 55 percent of Single Event Upsets (SEUs) result in Multiple Bit Upsets (MBUs), and thus the Single Bit Flip (SBF) model employed in computing AVF needs to be reassessed. In this paper, we present a method for calculating the vulnerability of modern microprocessors -using Statistical Fault Injection (SFI)- several orders of magnitude faster than traditional SFI techniques, while also using more realistic fault models which reflect the existence of MBUs. Our method partitions the design into various hierarchical levels and systematically performs incremental fault injections to generate vulnerability estimates. The presented method has been applied on an Intel microprocessor and an Alpha 21264 design, accelerating fault injection by 15×, on average, and reducing computational cost for investigating the effect of MBUs. Extensive experiments, focusing on the effect of MBUs in modern microprocessors, corroborate that the SBF model employed by current vulnerability estimation tools is not sufficient to accurately capture the increasing effect of MBUs in contemporary processes.

Original languageEnglish (US)
Article number6967809
Pages (from-to)2664-2674
Number of pages11
JournalIEEE Transactions on Computers
Volume64
Issue number9
DOIs
StatePublished - Sep 1 2015

Fingerprint

Microprocessor
Vulnerability
Fault Injection
Microprocessor chips
Flip
Resiliency
Percent
Experiment
Computational Cost
Fault
Radiation
Partition
Model
Sufficient
Robustness
Experiments
Computing
Evaluate
Vertex of a graph
Estimate

Keywords

  • AVF
  • microprocessor vulnerability
  • multiple bit upset
  • statistical fault injection

ASJC Scopus subject areas

  • Theoretical Computer Science
  • Software
  • Hardware and Architecture
  • Computational Theory and Mathematics

Cite this

Revisiting Vulnerability Analysis in Modern Microprocessors. / Maniatakos, Mihalis; Michael, Maria; Tirumurti, Chandra; Makris, Yiorgos.

In: IEEE Transactions on Computers, Vol. 64, No. 9, 6967809, 01.09.2015, p. 2664-2674.

Research output: Contribution to journalArticle

Maniatakos, Mihalis ; Michael, Maria ; Tirumurti, Chandra ; Makris, Yiorgos. / Revisiting Vulnerability Analysis in Modern Microprocessors. In: IEEE Transactions on Computers. 2015 ; Vol. 64, No. 9. pp. 2664-2674.
@article{38bca8e680de43659a144e6c82f72ff2,
title = "Revisiting Vulnerability Analysis in Modern Microprocessors",
abstract = "The notion of Architectural Vulnerability Factor (AVF) has been extensively used to evaluate various aspects of design robustness. While AVF has been a very popular way of assessing element resiliency, its calculation requires rigorous and extremely time-consuming experiments. Furthermore, recent radiation studies in 90 nm and 65 nm technology nodes demonstrate that up to 55 percent of Single Event Upsets (SEUs) result in Multiple Bit Upsets (MBUs), and thus the Single Bit Flip (SBF) model employed in computing AVF needs to be reassessed. In this paper, we present a method for calculating the vulnerability of modern microprocessors -using Statistical Fault Injection (SFI)- several orders of magnitude faster than traditional SFI techniques, while also using more realistic fault models which reflect the existence of MBUs. Our method partitions the design into various hierarchical levels and systematically performs incremental fault injections to generate vulnerability estimates. The presented method has been applied on an Intel microprocessor and an Alpha 21264 design, accelerating fault injection by 15×, on average, and reducing computational cost for investigating the effect of MBUs. Extensive experiments, focusing on the effect of MBUs in modern microprocessors, corroborate that the SBF model employed by current vulnerability estimation tools is not sufficient to accurately capture the increasing effect of MBUs in contemporary processes.",
keywords = "AVF, microprocessor vulnerability, multiple bit upset, statistical fault injection",
author = "Mihalis Maniatakos and Maria Michael and Chandra Tirumurti and Yiorgos Makris",
year = "2015",
month = "9",
day = "1",
doi = "10.1109/TC.2014.2375232",
language = "English (US)",
volume = "64",
pages = "2664--2674",
journal = "IEEE Transactions on Computers",
issn = "0018-9340",
publisher = "IEEE Computer Society",
number = "9",

}

TY - JOUR

T1 - Revisiting Vulnerability Analysis in Modern Microprocessors

AU - Maniatakos, Mihalis

AU - Michael, Maria

AU - Tirumurti, Chandra

AU - Makris, Yiorgos

PY - 2015/9/1

Y1 - 2015/9/1

N2 - The notion of Architectural Vulnerability Factor (AVF) has been extensively used to evaluate various aspects of design robustness. While AVF has been a very popular way of assessing element resiliency, its calculation requires rigorous and extremely time-consuming experiments. Furthermore, recent radiation studies in 90 nm and 65 nm technology nodes demonstrate that up to 55 percent of Single Event Upsets (SEUs) result in Multiple Bit Upsets (MBUs), and thus the Single Bit Flip (SBF) model employed in computing AVF needs to be reassessed. In this paper, we present a method for calculating the vulnerability of modern microprocessors -using Statistical Fault Injection (SFI)- several orders of magnitude faster than traditional SFI techniques, while also using more realistic fault models which reflect the existence of MBUs. Our method partitions the design into various hierarchical levels and systematically performs incremental fault injections to generate vulnerability estimates. The presented method has been applied on an Intel microprocessor and an Alpha 21264 design, accelerating fault injection by 15×, on average, and reducing computational cost for investigating the effect of MBUs. Extensive experiments, focusing on the effect of MBUs in modern microprocessors, corroborate that the SBF model employed by current vulnerability estimation tools is not sufficient to accurately capture the increasing effect of MBUs in contemporary processes.

AB - The notion of Architectural Vulnerability Factor (AVF) has been extensively used to evaluate various aspects of design robustness. While AVF has been a very popular way of assessing element resiliency, its calculation requires rigorous and extremely time-consuming experiments. Furthermore, recent radiation studies in 90 nm and 65 nm technology nodes demonstrate that up to 55 percent of Single Event Upsets (SEUs) result in Multiple Bit Upsets (MBUs), and thus the Single Bit Flip (SBF) model employed in computing AVF needs to be reassessed. In this paper, we present a method for calculating the vulnerability of modern microprocessors -using Statistical Fault Injection (SFI)- several orders of magnitude faster than traditional SFI techniques, while also using more realistic fault models which reflect the existence of MBUs. Our method partitions the design into various hierarchical levels and systematically performs incremental fault injections to generate vulnerability estimates. The presented method has been applied on an Intel microprocessor and an Alpha 21264 design, accelerating fault injection by 15×, on average, and reducing computational cost for investigating the effect of MBUs. Extensive experiments, focusing on the effect of MBUs in modern microprocessors, corroborate that the SBF model employed by current vulnerability estimation tools is not sufficient to accurately capture the increasing effect of MBUs in contemporary processes.

KW - AVF

KW - microprocessor vulnerability

KW - multiple bit upset

KW - statistical fault injection

UR - http://www.scopus.com/inward/record.url?scp=84939247571&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84939247571&partnerID=8YFLogxK

U2 - 10.1109/TC.2014.2375232

DO - 10.1109/TC.2014.2375232

M3 - Article

AN - SCOPUS:84939247571

VL - 64

SP - 2664

EP - 2674

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 9

M1 - 6967809

ER -