Retiming scan circuit to eliminate timing penalty

Ozgur Sinanoglu, Vishwani D. Agrawal

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Scan design has a performance penalty that affects the critical path delay by an added fanout at the origin and a multiplexer at the destination. This problem is outlined in a recent paper [10], which also proposes a solution. The purpose of the present work is to provide a retiming solution. Retiming of a synchronous sequential circuit is a transformation that moves flip-flops through combinational logic without altering the function. We move the destination flip-flop of a critical path backward through its scan multiplexer. This splits the flip-flop into three, one on each input of the multiplexer. First of these is the original flip-flop in the normal data path. The second, called shadow flip-flop, appears only in the scan path. The third flip-flops from all critical paths are replaced by a single flip-flop that generates a delayed scan enable signal for controlling all retimed multiplexers. We further show how the fanout delay at the origin of a critical path can be eliminated by additional retiming. The use of the formally proven retiming transformations preserve both the function of the circuit and its scan operation without any change. The retimed scan, therefore, can test DC as well as delay faults. Benchmark results show further timing improvement and reduced hardware overhead compared to previously reported results [10].

Original languageEnglish (US)
Title of host publicationLATW 2012 - 13th IEEE Latin American Test Workshop
DOIs
StatePublished - Oct 5 2012
Event13th IEEE Latin American Test Workshop, LATW 2012 - Quito, Ecuador
Duration: Apr 10 2012Apr 13 2012

Other

Other13th IEEE Latin American Test Workshop, LATW 2012
CountryEcuador
CityQuito
Period4/10/124/13/12

Fingerprint

Flip flop circuits
Networks (circuits)
Sequential circuits
Hardware

ASJC Scopus subject areas

  • Safety, Risk, Reliability and Quality

Cite this

Sinanoglu, O., & Agrawal, V. D. (2012). Retiming scan circuit to eliminate timing penalty. In LATW 2012 - 13th IEEE Latin American Test Workshop [6261252] https://doi.org/10.1109/LATW.2012.6261252

Retiming scan circuit to eliminate timing penalty. / Sinanoglu, Ozgur; Agrawal, Vishwani D.

LATW 2012 - 13th IEEE Latin American Test Workshop. 2012. 6261252.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sinanoglu, O & Agrawal, VD 2012, Retiming scan circuit to eliminate timing penalty. in LATW 2012 - 13th IEEE Latin American Test Workshop., 6261252, 13th IEEE Latin American Test Workshop, LATW 2012, Quito, Ecuador, 4/10/12. https://doi.org/10.1109/LATW.2012.6261252
Sinanoglu O, Agrawal VD. Retiming scan circuit to eliminate timing penalty. In LATW 2012 - 13th IEEE Latin American Test Workshop. 2012. 6261252 https://doi.org/10.1109/LATW.2012.6261252
Sinanoglu, Ozgur ; Agrawal, Vishwani D. / Retiming scan circuit to eliminate timing penalty. LATW 2012 - 13th IEEE Latin American Test Workshop. 2012.
@inproceedings{e92c2ffcced94002aa69be2c9919814b,
title = "Retiming scan circuit to eliminate timing penalty",
abstract = "Scan design has a performance penalty that affects the critical path delay by an added fanout at the origin and a multiplexer at the destination. This problem is outlined in a recent paper [10], which also proposes a solution. The purpose of the present work is to provide a retiming solution. Retiming of a synchronous sequential circuit is a transformation that moves flip-flops through combinational logic without altering the function. We move the destination flip-flop of a critical path backward through its scan multiplexer. This splits the flip-flop into three, one on each input of the multiplexer. First of these is the original flip-flop in the normal data path. The second, called shadow flip-flop, appears only in the scan path. The third flip-flops from all critical paths are replaced by a single flip-flop that generates a delayed scan enable signal for controlling all retimed multiplexers. We further show how the fanout delay at the origin of a critical path can be eliminated by additional retiming. The use of the formally proven retiming transformations preserve both the function of the circuit and its scan operation without any change. The retimed scan, therefore, can test DC as well as delay faults. Benchmark results show further timing improvement and reduced hardware overhead compared to previously reported results [10].",
author = "Ozgur Sinanoglu and Agrawal, {Vishwani D.}",
year = "2012",
month = "10",
day = "5",
doi = "10.1109/LATW.2012.6261252",
language = "English (US)",
isbn = "9781467323567",
booktitle = "LATW 2012 - 13th IEEE Latin American Test Workshop",

}

TY - GEN

T1 - Retiming scan circuit to eliminate timing penalty

AU - Sinanoglu, Ozgur

AU - Agrawal, Vishwani D.

PY - 2012/10/5

Y1 - 2012/10/5

N2 - Scan design has a performance penalty that affects the critical path delay by an added fanout at the origin and a multiplexer at the destination. This problem is outlined in a recent paper [10], which also proposes a solution. The purpose of the present work is to provide a retiming solution. Retiming of a synchronous sequential circuit is a transformation that moves flip-flops through combinational logic without altering the function. We move the destination flip-flop of a critical path backward through its scan multiplexer. This splits the flip-flop into three, one on each input of the multiplexer. First of these is the original flip-flop in the normal data path. The second, called shadow flip-flop, appears only in the scan path. The third flip-flops from all critical paths are replaced by a single flip-flop that generates a delayed scan enable signal for controlling all retimed multiplexers. We further show how the fanout delay at the origin of a critical path can be eliminated by additional retiming. The use of the formally proven retiming transformations preserve both the function of the circuit and its scan operation without any change. The retimed scan, therefore, can test DC as well as delay faults. Benchmark results show further timing improvement and reduced hardware overhead compared to previously reported results [10].

AB - Scan design has a performance penalty that affects the critical path delay by an added fanout at the origin and a multiplexer at the destination. This problem is outlined in a recent paper [10], which also proposes a solution. The purpose of the present work is to provide a retiming solution. Retiming of a synchronous sequential circuit is a transformation that moves flip-flops through combinational logic without altering the function. We move the destination flip-flop of a critical path backward through its scan multiplexer. This splits the flip-flop into three, one on each input of the multiplexer. First of these is the original flip-flop in the normal data path. The second, called shadow flip-flop, appears only in the scan path. The third flip-flops from all critical paths are replaced by a single flip-flop that generates a delayed scan enable signal for controlling all retimed multiplexers. We further show how the fanout delay at the origin of a critical path can be eliminated by additional retiming. The use of the formally proven retiming transformations preserve both the function of the circuit and its scan operation without any change. The retimed scan, therefore, can test DC as well as delay faults. Benchmark results show further timing improvement and reduced hardware overhead compared to previously reported results [10].

UR - http://www.scopus.com/inward/record.url?scp=84866928812&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84866928812&partnerID=8YFLogxK

U2 - 10.1109/LATW.2012.6261252

DO - 10.1109/LATW.2012.6261252

M3 - Conference contribution

AN - SCOPUS:84866928812

SN - 9781467323567

BT - LATW 2012 - 13th IEEE Latin American Test Workshop

ER -