Reliable integrity checking in multicore processors

Arun K. Kanuparthi, Ramesh Karri

Research output: Contribution to journalArticle

Abstract

Security and reliability have become important concerns in the design of computer systems. On one hand, microarchitectural enhancements for security (such as for dynamic integrity checking of code at runtime) have been proposed. On the other hand, independently, microarchitectural enhancements for reliability to detect and tolerate natural faults have also been proposed. A fault in these security enhancements due to alpha particles or aging might potentially pass off maliciously modified instructions as safe, rendering the security enhancements useless. Deliberate fault attacks by attackers can be launched to disable the security enhancements and then launch the well-known security attacks that would otherwise have been detected by these enhancements. We report an integrated microarchitecture support for security and reliability in multicore processors. Specifically, we add integrity checkers to protect the code running on the multiple cores in a multicore processor. We then adapt these checkers to check one another periodically to ensure reliable operation. These checkers naturally can check the other parts of the core. The average performance, power, and area costs for these security-reliability enhancements are 6.42%, 0.73%, and 0.53%, respectively.

Original languageEnglish (US)
Article number10
JournalACM Transactions on Architecture and Code Optimization
Volume12
Issue number2
DOIs
StatePublished - May 1 2015

Fingerprint

Alpha particles
Computer systems
Aging of materials
Costs
Side channel attack

Keywords

  • Hardware security
  • Microarchitecture support for security and reliability

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software
  • Information Systems

Cite this

Reliable integrity checking in multicore processors. / Kanuparthi, Arun K.; Karri, Ramesh.

In: ACM Transactions on Architecture and Code Optimization, Vol. 12, No. 2, 10, 01.05.2015.

Research output: Contribution to journalArticle

@article{a9c8635e1785462390a100ab3dc92dfd,
title = "Reliable integrity checking in multicore processors",
abstract = "Security and reliability have become important concerns in the design of computer systems. On one hand, microarchitectural enhancements for security (such as for dynamic integrity checking of code at runtime) have been proposed. On the other hand, independently, microarchitectural enhancements for reliability to detect and tolerate natural faults have also been proposed. A fault in these security enhancements due to alpha particles or aging might potentially pass off maliciously modified instructions as safe, rendering the security enhancements useless. Deliberate fault attacks by attackers can be launched to disable the security enhancements and then launch the well-known security attacks that would otherwise have been detected by these enhancements. We report an integrated microarchitecture support for security and reliability in multicore processors. Specifically, we add integrity checkers to protect the code running on the multiple cores in a multicore processor. We then adapt these checkers to check one another periodically to ensure reliable operation. These checkers naturally can check the other parts of the core. The average performance, power, and area costs for these security-reliability enhancements are 6.42{\%}, 0.73{\%}, and 0.53{\%}, respectively.",
keywords = "Hardware security, Microarchitecture support for security and reliability",
author = "Kanuparthi, {Arun K.} and Ramesh Karri",
year = "2015",
month = "5",
day = "1",
doi = "10.1145/2738052",
language = "English (US)",
volume = "12",
journal = "Transactions on Architecture and Code Optimization",
issn = "1544-3566",
publisher = "Association for Computing Machinery (ACM)",
number = "2",

}

TY - JOUR

T1 - Reliable integrity checking in multicore processors

AU - Kanuparthi, Arun K.

AU - Karri, Ramesh

PY - 2015/5/1

Y1 - 2015/5/1

N2 - Security and reliability have become important concerns in the design of computer systems. On one hand, microarchitectural enhancements for security (such as for dynamic integrity checking of code at runtime) have been proposed. On the other hand, independently, microarchitectural enhancements for reliability to detect and tolerate natural faults have also been proposed. A fault in these security enhancements due to alpha particles or aging might potentially pass off maliciously modified instructions as safe, rendering the security enhancements useless. Deliberate fault attacks by attackers can be launched to disable the security enhancements and then launch the well-known security attacks that would otherwise have been detected by these enhancements. We report an integrated microarchitecture support for security and reliability in multicore processors. Specifically, we add integrity checkers to protect the code running on the multiple cores in a multicore processor. We then adapt these checkers to check one another periodically to ensure reliable operation. These checkers naturally can check the other parts of the core. The average performance, power, and area costs for these security-reliability enhancements are 6.42%, 0.73%, and 0.53%, respectively.

AB - Security and reliability have become important concerns in the design of computer systems. On one hand, microarchitectural enhancements for security (such as for dynamic integrity checking of code at runtime) have been proposed. On the other hand, independently, microarchitectural enhancements for reliability to detect and tolerate natural faults have also been proposed. A fault in these security enhancements due to alpha particles or aging might potentially pass off maliciously modified instructions as safe, rendering the security enhancements useless. Deliberate fault attacks by attackers can be launched to disable the security enhancements and then launch the well-known security attacks that would otherwise have been detected by these enhancements. We report an integrated microarchitecture support for security and reliability in multicore processors. Specifically, we add integrity checkers to protect the code running on the multiple cores in a multicore processor. We then adapt these checkers to check one another periodically to ensure reliable operation. These checkers naturally can check the other parts of the core. The average performance, power, and area costs for these security-reliability enhancements are 6.42%, 0.73%, and 0.53%, respectively.

KW - Hardware security

KW - Microarchitecture support for security and reliability

UR - http://www.scopus.com/inward/record.url?scp=84930176372&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84930176372&partnerID=8YFLogxK

U2 - 10.1145/2738052

DO - 10.1145/2738052

M3 - Article

VL - 12

JO - Transactions on Architecture and Code Optimization

JF - Transactions on Architecture and Code Optimization

SN - 1544-3566

IS - 2

M1 - 10

ER -