Register transfer level concurrent error detection in elliptic curve crypto implementations

Richard Stern, Nikhil Joshi, Kaijie Wu, Ramesh Karri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper we present an Register Transfer Level (RTL) Concurrent Error Detection (CED) technique targeting hardware implementations of Elliptic Curve Cryptography (ECC). The proposed mixed hardware-and time-redundancy based CED techniques use the mathematical properties of the underlying Galois Field as well as the ECC primitives to detect both soft errors and permanent faults with low area overhead. Results for sequential implementations of GF multiplication and inverse operations yielded an area overhead of 30% and a time overhead of 120%.

Original languageEnglish (US)
Title of host publicationProceedings Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007
Pages112-119
Number of pages8
DOIs
StatePublished - 2007
Event4th International Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007 - Vienna, Austria
Duration: Sep 10 2007Sep 10 2007

Other

Other4th International Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007
CountryAustria
CityVienna
Period9/10/079/10/07

Fingerprint

Error detection
Computer hardware
Cryptography
Redundancy

ASJC Scopus subject areas

  • Information Systems
  • Control and Systems Engineering

Cite this

Stern, R., Joshi, N., Wu, K., & Karri, R. (2007). Register transfer level concurrent error detection in elliptic curve crypto implementations. In Proceedings Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007 (pp. 112-119). [4318991] https://doi.org/10.1109/FDTC.2007.4318991

Register transfer level concurrent error detection in elliptic curve crypto implementations. / Stern, Richard; Joshi, Nikhil; Wu, Kaijie; Karri, Ramesh.

Proceedings Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007. 2007. p. 112-119 4318991.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Stern, R, Joshi, N, Wu, K & Karri, R 2007, Register transfer level concurrent error detection in elliptic curve crypto implementations. in Proceedings Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007., 4318991, pp. 112-119, 4th International Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007, Vienna, Austria, 9/10/07. https://doi.org/10.1109/FDTC.2007.4318991
Stern R, Joshi N, Wu K, Karri R. Register transfer level concurrent error detection in elliptic curve crypto implementations. In Proceedings Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007. 2007. p. 112-119. 4318991 https://doi.org/10.1109/FDTC.2007.4318991
Stern, Richard ; Joshi, Nikhil ; Wu, Kaijie ; Karri, Ramesh. / Register transfer level concurrent error detection in elliptic curve crypto implementations. Proceedings Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007. 2007. pp. 112-119
@inproceedings{8db7a0d2f6ad45c5b5443368a90cc96d,
title = "Register transfer level concurrent error detection in elliptic curve crypto implementations",
abstract = "In this paper we present an Register Transfer Level (RTL) Concurrent Error Detection (CED) technique targeting hardware implementations of Elliptic Curve Cryptography (ECC). The proposed mixed hardware-and time-redundancy based CED techniques use the mathematical properties of the underlying Galois Field as well as the ECC primitives to detect both soft errors and permanent faults with low area overhead. Results for sequential implementations of GF multiplication and inverse operations yielded an area overhead of 30{\%} and a time overhead of 120{\%}.",
author = "Richard Stern and Nikhil Joshi and Kaijie Wu and Ramesh Karri",
year = "2007",
doi = "10.1109/FDTC.2007.4318991",
language = "English (US)",
isbn = "0769529828",
pages = "112--119",
booktitle = "Proceedings Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007",

}

TY - GEN

T1 - Register transfer level concurrent error detection in elliptic curve crypto implementations

AU - Stern, Richard

AU - Joshi, Nikhil

AU - Wu, Kaijie

AU - Karri, Ramesh

PY - 2007

Y1 - 2007

N2 - In this paper we present an Register Transfer Level (RTL) Concurrent Error Detection (CED) technique targeting hardware implementations of Elliptic Curve Cryptography (ECC). The proposed mixed hardware-and time-redundancy based CED techniques use the mathematical properties of the underlying Galois Field as well as the ECC primitives to detect both soft errors and permanent faults with low area overhead. Results for sequential implementations of GF multiplication and inverse operations yielded an area overhead of 30% and a time overhead of 120%.

AB - In this paper we present an Register Transfer Level (RTL) Concurrent Error Detection (CED) technique targeting hardware implementations of Elliptic Curve Cryptography (ECC). The proposed mixed hardware-and time-redundancy based CED techniques use the mathematical properties of the underlying Galois Field as well as the ECC primitives to detect both soft errors and permanent faults with low area overhead. Results for sequential implementations of GF multiplication and inverse operations yielded an area overhead of 30% and a time overhead of 120%.

UR - http://www.scopus.com/inward/record.url?scp=47949108681&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=47949108681&partnerID=8YFLogxK

U2 - 10.1109/FDTC.2007.4318991

DO - 10.1109/FDTC.2007.4318991

M3 - Conference contribution

SN - 0769529828

SN - 9780769529820

SP - 112

EP - 119

BT - Proceedings Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007

ER -