Reconfigurable concurrent error detection adaptive to dynamicity of power constraints

Sobeeh Almukhaizim, Sara Bunian, Ozgur Sinanoglu

Research output: Contribution to journalArticle

Abstract

Concurrent Error Detection (CED) methods provide some level of error detection capability at the cost of some area and power overhead. Incorporating CED schemes into Integrated Circuits (ICs) is becoming increasingly more important, as the continuous technology scaling leads to an ever-higher transient error-related failure rate. For many applications, the error detection capability must be reconfigured dynamically, in order to adapt to the available power budget, criticality of the processed data, etc. In this work, we propose a reconfigurable duplication-based CED infrastructure for ICs. While duplication provides high CED coverage, its power budget requirement of having two circuits operate all the time limits its application. The key idea of reconfiguration is to enable/disable the operation of the duplicate circuit according to a set of control conditions. When CED is disabled, the inputs to the duplicate circuit retain their previous values (i.e., reduction in power dissipation via elimination of switching activity), yet errors are not detected (i.e., reduction in CED coverage). Experimental results using random and judicious selection of control conditions indicate that power dissipation is commensurate with CED coverage, supporting the use of LFSR structures to easily generate and adjust conditions dynamically to adapt to the power constraints of the system during its operation. Moreover, online testing using nonidentical input vectors can also be incorporated, improving the tradeoff between power dissipation and CED coverage.

Original languageEnglish (US)
Pages (from-to)73-86
Number of pages14
JournalJournal of Electronic Testing: Theory and Applications (JETTA)
Volume29
Issue number1
DOIs
StatePublished - Jan 28 2013

Fingerprint

Error detection
Energy dissipation
Integrated circuits
Networks (circuits)

Keywords

  • Concurrent error detection
  • Power dissipation
  • Reconfigurable CED
  • Single-event transient

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Reconfigurable concurrent error detection adaptive to dynamicity of power constraints. / Almukhaizim, Sobeeh; Bunian, Sara; Sinanoglu, Ozgur.

In: Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 29, No. 1, 28.01.2013, p. 73-86.

Research output: Contribution to journalArticle

@article{f2ccf74b1f4046aeb11fd405719eb44c,
title = "Reconfigurable concurrent error detection adaptive to dynamicity of power constraints",
abstract = "Concurrent Error Detection (CED) methods provide some level of error detection capability at the cost of some area and power overhead. Incorporating CED schemes into Integrated Circuits (ICs) is becoming increasingly more important, as the continuous technology scaling leads to an ever-higher transient error-related failure rate. For many applications, the error detection capability must be reconfigured dynamically, in order to adapt to the available power budget, criticality of the processed data, etc. In this work, we propose a reconfigurable duplication-based CED infrastructure for ICs. While duplication provides high CED coverage, its power budget requirement of having two circuits operate all the time limits its application. The key idea of reconfiguration is to enable/disable the operation of the duplicate circuit according to a set of control conditions. When CED is disabled, the inputs to the duplicate circuit retain their previous values (i.e., reduction in power dissipation via elimination of switching activity), yet errors are not detected (i.e., reduction in CED coverage). Experimental results using random and judicious selection of control conditions indicate that power dissipation is commensurate with CED coverage, supporting the use of LFSR structures to easily generate and adjust conditions dynamically to adapt to the power constraints of the system during its operation. Moreover, online testing using nonidentical input vectors can also be incorporated, improving the tradeoff between power dissipation and CED coverage.",
keywords = "Concurrent error detection, Power dissipation, Reconfigurable CED, Single-event transient",
author = "Sobeeh Almukhaizim and Sara Bunian and Ozgur Sinanoglu",
year = "2013",
month = "1",
day = "28",
doi = "10.1007/s10836-012-5347-7",
language = "English (US)",
volume = "29",
pages = "73--86",
journal = "Journal of Electronic Testing: Theory and Applications (JETTA)",
issn = "0923-8174",
publisher = "Springer Netherlands",
number = "1",

}

TY - JOUR

T1 - Reconfigurable concurrent error detection adaptive to dynamicity of power constraints

AU - Almukhaizim, Sobeeh

AU - Bunian, Sara

AU - Sinanoglu, Ozgur

PY - 2013/1/28

Y1 - 2013/1/28

N2 - Concurrent Error Detection (CED) methods provide some level of error detection capability at the cost of some area and power overhead. Incorporating CED schemes into Integrated Circuits (ICs) is becoming increasingly more important, as the continuous technology scaling leads to an ever-higher transient error-related failure rate. For many applications, the error detection capability must be reconfigured dynamically, in order to adapt to the available power budget, criticality of the processed data, etc. In this work, we propose a reconfigurable duplication-based CED infrastructure for ICs. While duplication provides high CED coverage, its power budget requirement of having two circuits operate all the time limits its application. The key idea of reconfiguration is to enable/disable the operation of the duplicate circuit according to a set of control conditions. When CED is disabled, the inputs to the duplicate circuit retain their previous values (i.e., reduction in power dissipation via elimination of switching activity), yet errors are not detected (i.e., reduction in CED coverage). Experimental results using random and judicious selection of control conditions indicate that power dissipation is commensurate with CED coverage, supporting the use of LFSR structures to easily generate and adjust conditions dynamically to adapt to the power constraints of the system during its operation. Moreover, online testing using nonidentical input vectors can also be incorporated, improving the tradeoff between power dissipation and CED coverage.

AB - Concurrent Error Detection (CED) methods provide some level of error detection capability at the cost of some area and power overhead. Incorporating CED schemes into Integrated Circuits (ICs) is becoming increasingly more important, as the continuous technology scaling leads to an ever-higher transient error-related failure rate. For many applications, the error detection capability must be reconfigured dynamically, in order to adapt to the available power budget, criticality of the processed data, etc. In this work, we propose a reconfigurable duplication-based CED infrastructure for ICs. While duplication provides high CED coverage, its power budget requirement of having two circuits operate all the time limits its application. The key idea of reconfiguration is to enable/disable the operation of the duplicate circuit according to a set of control conditions. When CED is disabled, the inputs to the duplicate circuit retain their previous values (i.e., reduction in power dissipation via elimination of switching activity), yet errors are not detected (i.e., reduction in CED coverage). Experimental results using random and judicious selection of control conditions indicate that power dissipation is commensurate with CED coverage, supporting the use of LFSR structures to easily generate and adjust conditions dynamically to adapt to the power constraints of the system during its operation. Moreover, online testing using nonidentical input vectors can also be incorporated, improving the tradeoff between power dissipation and CED coverage.

KW - Concurrent error detection

KW - Power dissipation

KW - Reconfigurable CED

KW - Single-event transient

UR - http://www.scopus.com/inward/record.url?scp=84878482563&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84878482563&partnerID=8YFLogxK

U2 - 10.1007/s10836-012-5347-7

DO - 10.1007/s10836-012-5347-7

M3 - Article

AN - SCOPUS:84878482563

VL - 29

SP - 73

EP - 86

JO - Journal of Electronic Testing: Theory and Applications (JETTA)

JF - Journal of Electronic Testing: Theory and Applications (JETTA)

SN - 0923-8174

IS - 1

ER -