Protect your chip design intellectual property: An overview

Johann Knechtel, Satwik Patnaik, Ozgur Sinanoglu

Research output: Contribution to conferencePaper

Abstract

The increasing cost of integrated circuit (IC) fabrication has driven most companies to "go fabless" over time. The corresponding outsourcing trend gave rise to various attack vectors, e.g., illegal overproduction of ICs, piracy of the design intellectual property (IP), or insertion of hardware Trojans (HTs). These attacks are possibly conducted by untrusted entities residing all over the supply chain, ranging from untrusted foundries, test facilities, even to end-users. To overcome this multitude of threats, various techniques have been proposed over the past decade. In this paper, we review the landscape of IP protection techniques, which can be classified into logic locking, layout camouflaging, and split manufacturing. We discuss the history of these techniques, followed by state-of-the-art advancements, relevant limitations, and scope for future work.

Original languageEnglish (US)
Pages211-216
Number of pages6
DOIs
StatePublished - Jan 1 2019
Event2019 International Conference Omni-Layer Intelligent Systems, COINS 2019 - Crete, Greece
Duration: May 5 2019May 7 2019

Conference

Conference2019 International Conference Omni-Layer Intelligent Systems, COINS 2019
CountryGreece
CityCrete
Period5/5/195/7/19

Fingerprint

Intellectual property
Outsourcing
Foundries
Test facilities
Supply chains
Integrated circuits
History
Hardware
Fabrication
Costs
Industry

Keywords

  • Layout Camouflaging
  • Logic Locking
  • Split Manufacturing

ASJC Scopus subject areas

  • Human-Computer Interaction
  • Computer Networks and Communications
  • Computer Vision and Pattern Recognition
  • Software

Cite this

Knechtel, J., Patnaik, S., & Sinanoglu, O. (2019). Protect your chip design intellectual property: An overview. 211-216. Paper presented at 2019 International Conference Omni-Layer Intelligent Systems, COINS 2019, Crete, Greece. https://doi.org/10.1145/3312614.3312657

Protect your chip design intellectual property : An overview. / Knechtel, Johann; Patnaik, Satwik; Sinanoglu, Ozgur.

2019. 211-216 Paper presented at 2019 International Conference Omni-Layer Intelligent Systems, COINS 2019, Crete, Greece.

Research output: Contribution to conferencePaper

Knechtel, J, Patnaik, S & Sinanoglu, O 2019, 'Protect your chip design intellectual property: An overview', Paper presented at 2019 International Conference Omni-Layer Intelligent Systems, COINS 2019, Crete, Greece, 5/5/19 - 5/7/19 pp. 211-216. https://doi.org/10.1145/3312614.3312657
Knechtel J, Patnaik S, Sinanoglu O. Protect your chip design intellectual property: An overview. 2019. Paper presented at 2019 International Conference Omni-Layer Intelligent Systems, COINS 2019, Crete, Greece. https://doi.org/10.1145/3312614.3312657
Knechtel, Johann ; Patnaik, Satwik ; Sinanoglu, Ozgur. / Protect your chip design intellectual property : An overview. Paper presented at 2019 International Conference Omni-Layer Intelligent Systems, COINS 2019, Crete, Greece.6 p.
@conference{934b68bc95054681871d32b614fe4b74,
title = "Protect your chip design intellectual property: An overview",
abstract = "The increasing cost of integrated circuit (IC) fabrication has driven most companies to {"}go fabless{"} over time. The corresponding outsourcing trend gave rise to various attack vectors, e.g., illegal overproduction of ICs, piracy of the design intellectual property (IP), or insertion of hardware Trojans (HTs). These attacks are possibly conducted by untrusted entities residing all over the supply chain, ranging from untrusted foundries, test facilities, even to end-users. To overcome this multitude of threats, various techniques have been proposed over the past decade. In this paper, we review the landscape of IP protection techniques, which can be classified into logic locking, layout camouflaging, and split manufacturing. We discuss the history of these techniques, followed by state-of-the-art advancements, relevant limitations, and scope for future work.",
keywords = "Layout Camouflaging, Logic Locking, Split Manufacturing",
author = "Johann Knechtel and Satwik Patnaik and Ozgur Sinanoglu",
year = "2019",
month = "1",
day = "1",
doi = "10.1145/3312614.3312657",
language = "English (US)",
pages = "211--216",
note = "2019 International Conference Omni-Layer Intelligent Systems, COINS 2019 ; Conference date: 05-05-2019 Through 07-05-2019",

}

TY - CONF

T1 - Protect your chip design intellectual property

T2 - An overview

AU - Knechtel, Johann

AU - Patnaik, Satwik

AU - Sinanoglu, Ozgur

PY - 2019/1/1

Y1 - 2019/1/1

N2 - The increasing cost of integrated circuit (IC) fabrication has driven most companies to "go fabless" over time. The corresponding outsourcing trend gave rise to various attack vectors, e.g., illegal overproduction of ICs, piracy of the design intellectual property (IP), or insertion of hardware Trojans (HTs). These attacks are possibly conducted by untrusted entities residing all over the supply chain, ranging from untrusted foundries, test facilities, even to end-users. To overcome this multitude of threats, various techniques have been proposed over the past decade. In this paper, we review the landscape of IP protection techniques, which can be classified into logic locking, layout camouflaging, and split manufacturing. We discuss the history of these techniques, followed by state-of-the-art advancements, relevant limitations, and scope for future work.

AB - The increasing cost of integrated circuit (IC) fabrication has driven most companies to "go fabless" over time. The corresponding outsourcing trend gave rise to various attack vectors, e.g., illegal overproduction of ICs, piracy of the design intellectual property (IP), or insertion of hardware Trojans (HTs). These attacks are possibly conducted by untrusted entities residing all over the supply chain, ranging from untrusted foundries, test facilities, even to end-users. To overcome this multitude of threats, various techniques have been proposed over the past decade. In this paper, we review the landscape of IP protection techniques, which can be classified into logic locking, layout camouflaging, and split manufacturing. We discuss the history of these techniques, followed by state-of-the-art advancements, relevant limitations, and scope for future work.

KW - Layout Camouflaging

KW - Logic Locking

KW - Split Manufacturing

UR - http://www.scopus.com/inward/record.url?scp=85066789192&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85066789192&partnerID=8YFLogxK

U2 - 10.1145/3312614.3312657

DO - 10.1145/3312614.3312657

M3 - Paper

AN - SCOPUS:85066789192

SP - 211

EP - 216

ER -