Pipelined test of SOC cores through test data transformations

Ozgur Sinanoglu, Alex Orailoglu

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    Attaining parallelism among core tests is of crucial importance to the reduction of SOC test costs. In this paper, we propose an SOC test methodology that enhances SOC test application throughput with no increase in test pin requirements. In the proposed methodology, the test vector of a core is formed in its scan chain by transforming the response of the preceding core; logic gates inserted between the core scan cells transform the response of the preceding core into the core test vector. The consequent core tests can be thought of as being pipelined, thus reducing the time spent for the delivery of the test vectors into the scan cells of the cores being tested in parallel, and hence increasing the throughput of SOC test application. The proposed algorithmic framework identifies the cost-effective hardware that maps the responses of the preceding core onto a maximal number of core test vectors through the utilization of efficient test vector and scan cell reordering heuristics; the impact of these techniques is modeled, enabling their utilization along with the aforementioned transformation techniques. We furthermore investigate various scan chain configuration techniques to enhance the pipeline efficiency, thus minimizing the pipeline period and the SOC test time. The efficacy of the proposed methodology translates into enhanced parallelism in testing SOC cores.

    Original languageEnglish (US)
    Title of host publicationProceedings - Ninth IEEE European Test Symposium, ETS 2004
    Pages86-91
    Number of pages6
    DOIs
    StatePublished - Dec 1 2004
    EventProceedings - Ninth IEEE European Test Symposium, ETS 2004 - Corsica, France
    Duration: May 23 2004May 26 2004

    Other

    OtherProceedings - Ninth IEEE European Test Symposium, ETS 2004
    CountryFrance
    CityCorsica
    Period5/23/045/26/04

    Fingerprint

    Pipelines
    Throughput
    Logic gates
    Costs
    Hardware
    Testing

    ASJC Scopus subject areas

    • Engineering(all)

    Cite this

    Sinanoglu, O., & Orailoglu, A. (2004). Pipelined test of SOC cores through test data transformations. In Proceedings - Ninth IEEE European Test Symposium, ETS 2004 (pp. 86-91) https://doi.org/10.1109/ETSYM.2004.1347612

    Pipelined test of SOC cores through test data transformations. / Sinanoglu, Ozgur; Orailoglu, Alex.

    Proceedings - Ninth IEEE European Test Symposium, ETS 2004. 2004. p. 86-91.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Sinanoglu, O & Orailoglu, A 2004, Pipelined test of SOC cores through test data transformations. in Proceedings - Ninth IEEE European Test Symposium, ETS 2004. pp. 86-91, Proceedings - Ninth IEEE European Test Symposium, ETS 2004, Corsica, France, 5/23/04. https://doi.org/10.1109/ETSYM.2004.1347612
    Sinanoglu O, Orailoglu A. Pipelined test of SOC cores through test data transformations. In Proceedings - Ninth IEEE European Test Symposium, ETS 2004. 2004. p. 86-91 https://doi.org/10.1109/ETSYM.2004.1347612
    Sinanoglu, Ozgur ; Orailoglu, Alex. / Pipelined test of SOC cores through test data transformations. Proceedings - Ninth IEEE European Test Symposium, ETS 2004. 2004. pp. 86-91
    @inproceedings{ca57afcce7194e1eb612542897c90d73,
    title = "Pipelined test of SOC cores through test data transformations",
    abstract = "Attaining parallelism among core tests is of crucial importance to the reduction of SOC test costs. In this paper, we propose an SOC test methodology that enhances SOC test application throughput with no increase in test pin requirements. In the proposed methodology, the test vector of a core is formed in its scan chain by transforming the response of the preceding core; logic gates inserted between the core scan cells transform the response of the preceding core into the core test vector. The consequent core tests can be thought of as being pipelined, thus reducing the time spent for the delivery of the test vectors into the scan cells of the cores being tested in parallel, and hence increasing the throughput of SOC test application. The proposed algorithmic framework identifies the cost-effective hardware that maps the responses of the preceding core onto a maximal number of core test vectors through the utilization of efficient test vector and scan cell reordering heuristics; the impact of these techniques is modeled, enabling their utilization along with the aforementioned transformation techniques. We furthermore investigate various scan chain configuration techniques to enhance the pipeline efficiency, thus minimizing the pipeline period and the SOC test time. The efficacy of the proposed methodology translates into enhanced parallelism in testing SOC cores.",
    author = "Ozgur Sinanoglu and Alex Orailoglu",
    year = "2004",
    month = "12",
    day = "1",
    doi = "10.1109/ETSYM.2004.1347612",
    language = "English (US)",
    isbn = "0769521193",
    pages = "86--91",
    booktitle = "Proceedings - Ninth IEEE European Test Symposium, ETS 2004",

    }

    TY - GEN

    T1 - Pipelined test of SOC cores through test data transformations

    AU - Sinanoglu, Ozgur

    AU - Orailoglu, Alex

    PY - 2004/12/1

    Y1 - 2004/12/1

    N2 - Attaining parallelism among core tests is of crucial importance to the reduction of SOC test costs. In this paper, we propose an SOC test methodology that enhances SOC test application throughput with no increase in test pin requirements. In the proposed methodology, the test vector of a core is formed in its scan chain by transforming the response of the preceding core; logic gates inserted between the core scan cells transform the response of the preceding core into the core test vector. The consequent core tests can be thought of as being pipelined, thus reducing the time spent for the delivery of the test vectors into the scan cells of the cores being tested in parallel, and hence increasing the throughput of SOC test application. The proposed algorithmic framework identifies the cost-effective hardware that maps the responses of the preceding core onto a maximal number of core test vectors through the utilization of efficient test vector and scan cell reordering heuristics; the impact of these techniques is modeled, enabling their utilization along with the aforementioned transformation techniques. We furthermore investigate various scan chain configuration techniques to enhance the pipeline efficiency, thus minimizing the pipeline period and the SOC test time. The efficacy of the proposed methodology translates into enhanced parallelism in testing SOC cores.

    AB - Attaining parallelism among core tests is of crucial importance to the reduction of SOC test costs. In this paper, we propose an SOC test methodology that enhances SOC test application throughput with no increase in test pin requirements. In the proposed methodology, the test vector of a core is formed in its scan chain by transforming the response of the preceding core; logic gates inserted between the core scan cells transform the response of the preceding core into the core test vector. The consequent core tests can be thought of as being pipelined, thus reducing the time spent for the delivery of the test vectors into the scan cells of the cores being tested in parallel, and hence increasing the throughput of SOC test application. The proposed algorithmic framework identifies the cost-effective hardware that maps the responses of the preceding core onto a maximal number of core test vectors through the utilization of efficient test vector and scan cell reordering heuristics; the impact of these techniques is modeled, enabling their utilization along with the aforementioned transformation techniques. We furthermore investigate various scan chain configuration techniques to enhance the pipeline efficiency, thus minimizing the pipeline period and the SOC test time. The efficacy of the proposed methodology translates into enhanced parallelism in testing SOC cores.

    UR - http://www.scopus.com/inward/record.url?scp=15844365551&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=15844365551&partnerID=8YFLogxK

    U2 - 10.1109/ETSYM.2004.1347612

    DO - 10.1109/ETSYM.2004.1347612

    M3 - Conference contribution

    SN - 0769521193

    SN - 9780769521190

    SP - 86

    EP - 91

    BT - Proceedings - Ninth IEEE European Test Symposium, ETS 2004

    ER -