Physics-based compact modeling of charge transport in nanoscale electronic devices

Shaloo Rakheja, Dimitri Antoniadis

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Physics-based compact models of transistors play two complementary roles. First, they establish an analytical mathematical description of the device, which helps interpret measurements or detailed simulations and make predictions; second, they form the basis of models used in circuit simulators. Historically, as Si MOSFETs matured, the value of compact models in understanding devices, which was preeminent fifty years ago when such models were first developed, diminished and "compact models" became synonymous with circuit simulation models with the emphasis shifting to the faithful reproduction of fitted data, often at the expense of the solid physics underpinnings of at least some of the model equations and parameters. More recently, as silicon MOSFETs started approaching quasi-ballistic (QB) operation and new channel materials have emerged, interest has shifted back to physics-based models for exploring the limits of nanoscale FET performance [1-2]. In this paper, we argue that the key to the usefulness of such physics-based compact models is strict minimization of the number of model parameters, while still maintaining the capability to embed the model in a circuit simulator. We do this by using the VS compact model [3] for FETs and its adaptation to materials beyond silicon as example. While originally developed for silicon nanotransistors, the MIT Virtual Source (MVS) model has evolved considerably to describe transport in a variety of channel materials (carbon nanotubes, graphene, GaN, InGaAs) and device topologies (bulk-Si, ETSOI MOSFETs, III-V and III-N HEMTs.) With only a limited number of parameters, most of which are physical and can be extracted through device characterization, the MVS model is especially attractive for test-driving new devices in a relatively straightforward manner and also for technology benchmarking.

Original languageEnglish (US)
Title of host publication2015 IEEE International Electron Devices Meeting, IEDM 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages28.6.1-28.6.4
Volume2016-February
ISBN (Print)9781467398930
DOIs
StatePublished - Feb 16 2016
Event61st IEEE International Electron Devices Meeting, IEDM 2015 - Washington, United States
Duration: Dec 7 2015Dec 9 2015

Other

Other61st IEEE International Electron Devices Meeting, IEDM 2015
CountryUnited States
CityWashington
Period12/7/1512/9/15

Fingerprint

Charge transfer
Physics
physics
electronics
field effect transistors
Silicon
Field effect transistors
simulators
Nanotransistors
silicon
Simulators
Carbon Nanotubes
Graphite
Networks (circuits)
Circuit simulation
High electron mobility transistors
Benchmarking
Ballistics
high electron mobility transistors
Graphene

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Condensed Matter Physics
  • Electronic, Optical and Magnetic Materials
  • Materials Chemistry

Cite this

Rakheja, S., & Antoniadis, D. (2016). Physics-based compact modeling of charge transport in nanoscale electronic devices. In 2015 IEEE International Electron Devices Meeting, IEDM 2015 (Vol. 2016-February, pp. 28.6.1-28.6.4). [7409790] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IEDM.2015.7409790

Physics-based compact modeling of charge transport in nanoscale electronic devices. / Rakheja, Shaloo; Antoniadis, Dimitri.

2015 IEEE International Electron Devices Meeting, IEDM 2015. Vol. 2016-February Institute of Electrical and Electronics Engineers Inc., 2016. p. 28.6.1-28.6.4 7409790.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Rakheja, S & Antoniadis, D 2016, Physics-based compact modeling of charge transport in nanoscale electronic devices. in 2015 IEEE International Electron Devices Meeting, IEDM 2015. vol. 2016-February, 7409790, Institute of Electrical and Electronics Engineers Inc., pp. 28.6.1-28.6.4, 61st IEEE International Electron Devices Meeting, IEDM 2015, Washington, United States, 12/7/15. https://doi.org/10.1109/IEDM.2015.7409790
Rakheja S, Antoniadis D. Physics-based compact modeling of charge transport in nanoscale electronic devices. In 2015 IEEE International Electron Devices Meeting, IEDM 2015. Vol. 2016-February. Institute of Electrical and Electronics Engineers Inc. 2016. p. 28.6.1-28.6.4. 7409790 https://doi.org/10.1109/IEDM.2015.7409790
Rakheja, Shaloo ; Antoniadis, Dimitri. / Physics-based compact modeling of charge transport in nanoscale electronic devices. 2015 IEEE International Electron Devices Meeting, IEDM 2015. Vol. 2016-February Institute of Electrical and Electronics Engineers Inc., 2016. pp. 28.6.1-28.6.4
@inproceedings{fb5f7198b79049fe9233ecc7f172eecc,
title = "Physics-based compact modeling of charge transport in nanoscale electronic devices",
abstract = "Physics-based compact models of transistors play two complementary roles. First, they establish an analytical mathematical description of the device, which helps interpret measurements or detailed simulations and make predictions; second, they form the basis of models used in circuit simulators. Historically, as Si MOSFETs matured, the value of compact models in understanding devices, which was preeminent fifty years ago when such models were first developed, diminished and {"}compact models{"} became synonymous with circuit simulation models with the emphasis shifting to the faithful reproduction of fitted data, often at the expense of the solid physics underpinnings of at least some of the model equations and parameters. More recently, as silicon MOSFETs started approaching quasi-ballistic (QB) operation and new channel materials have emerged, interest has shifted back to physics-based models for exploring the limits of nanoscale FET performance [1-2]. In this paper, we argue that the key to the usefulness of such physics-based compact models is strict minimization of the number of model parameters, while still maintaining the capability to embed the model in a circuit simulator. We do this by using the VS compact model [3] for FETs and its adaptation to materials beyond silicon as example. While originally developed for silicon nanotransistors, the MIT Virtual Source (MVS) model has evolved considerably to describe transport in a variety of channel materials (carbon nanotubes, graphene, GaN, InGaAs) and device topologies (bulk-Si, ETSOI MOSFETs, III-V and III-N HEMTs.) With only a limited number of parameters, most of which are physical and can be extracted through device characterization, the MVS model is especially attractive for test-driving new devices in a relatively straightforward manner and also for technology benchmarking.",
author = "Shaloo Rakheja and Dimitri Antoniadis",
year = "2016",
month = "2",
day = "16",
doi = "10.1109/IEDM.2015.7409790",
language = "English (US)",
isbn = "9781467398930",
volume = "2016-February",
pages = "28.6.1--28.6.4",
booktitle = "2015 IEEE International Electron Devices Meeting, IEDM 2015",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Physics-based compact modeling of charge transport in nanoscale electronic devices

AU - Rakheja, Shaloo

AU - Antoniadis, Dimitri

PY - 2016/2/16

Y1 - 2016/2/16

N2 - Physics-based compact models of transistors play two complementary roles. First, they establish an analytical mathematical description of the device, which helps interpret measurements or detailed simulations and make predictions; second, they form the basis of models used in circuit simulators. Historically, as Si MOSFETs matured, the value of compact models in understanding devices, which was preeminent fifty years ago when such models were first developed, diminished and "compact models" became synonymous with circuit simulation models with the emphasis shifting to the faithful reproduction of fitted data, often at the expense of the solid physics underpinnings of at least some of the model equations and parameters. More recently, as silicon MOSFETs started approaching quasi-ballistic (QB) operation and new channel materials have emerged, interest has shifted back to physics-based models for exploring the limits of nanoscale FET performance [1-2]. In this paper, we argue that the key to the usefulness of such physics-based compact models is strict minimization of the number of model parameters, while still maintaining the capability to embed the model in a circuit simulator. We do this by using the VS compact model [3] for FETs and its adaptation to materials beyond silicon as example. While originally developed for silicon nanotransistors, the MIT Virtual Source (MVS) model has evolved considerably to describe transport in a variety of channel materials (carbon nanotubes, graphene, GaN, InGaAs) and device topologies (bulk-Si, ETSOI MOSFETs, III-V and III-N HEMTs.) With only a limited number of parameters, most of which are physical and can be extracted through device characterization, the MVS model is especially attractive for test-driving new devices in a relatively straightforward manner and also for technology benchmarking.

AB - Physics-based compact models of transistors play two complementary roles. First, they establish an analytical mathematical description of the device, which helps interpret measurements or detailed simulations and make predictions; second, they form the basis of models used in circuit simulators. Historically, as Si MOSFETs matured, the value of compact models in understanding devices, which was preeminent fifty years ago when such models were first developed, diminished and "compact models" became synonymous with circuit simulation models with the emphasis shifting to the faithful reproduction of fitted data, often at the expense of the solid physics underpinnings of at least some of the model equations and parameters. More recently, as silicon MOSFETs started approaching quasi-ballistic (QB) operation and new channel materials have emerged, interest has shifted back to physics-based models for exploring the limits of nanoscale FET performance [1-2]. In this paper, we argue that the key to the usefulness of such physics-based compact models is strict minimization of the number of model parameters, while still maintaining the capability to embed the model in a circuit simulator. We do this by using the VS compact model [3] for FETs and its adaptation to materials beyond silicon as example. While originally developed for silicon nanotransistors, the MIT Virtual Source (MVS) model has evolved considerably to describe transport in a variety of channel materials (carbon nanotubes, graphene, GaN, InGaAs) and device topologies (bulk-Si, ETSOI MOSFETs, III-V and III-N HEMTs.) With only a limited number of parameters, most of which are physical and can be extracted through device characterization, the MVS model is especially attractive for test-driving new devices in a relatively straightforward manner and also for technology benchmarking.

UR - http://www.scopus.com/inward/record.url?scp=84964012144&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84964012144&partnerID=8YFLogxK

U2 - 10.1109/IEDM.2015.7409790

DO - 10.1109/IEDM.2015.7409790

M3 - Conference contribution

SN - 9781467398930

VL - 2016-February

SP - 28.6.1-28.6.4

BT - 2015 IEEE International Electron Devices Meeting, IEDM 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -