Partial Core Encryption for Performance-Efficient Test of SOCs

Ozgur Sinanoglu, Alex Orailoglu

    Research output: Contribution to journalConference article

    Abstract

    The isolation of a core through full I/O scan helps ease SOC test challenges; yet the performance of high-speed SOCs is significantly hampered. We propose a partial core encryption methodology wherein the core vendor unveils only a small part of the core logic, successfully satisfying core IP protection requirements. Once the partially encrypted cores are merged into an SOC, the system integrator performs test generation on the visible SOC logic only, greatly reducing the test generation effort expended. By utilizing the test data provided by the core vendor as well, the SOC integrator can test the SOC with no performance degradation. We present an efficient fault analysis based core encryption algorithm which is guided by judiciously computed testability measures. The experimental results confirm the significantly high encryption levels attained by the proposed encryption algorithm.

    Original languageEnglish (US)
    Pages (from-to)91-94
    Number of pages4
    JournalIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
    StatePublished - Dec 26 2003
    EventIEEE/ACM International Conference on Computer Aided Design ICCAD 2003: IEEE/ACM Digest of Technical Papers - San Jose, CA, United States
    Duration: Nov 9 2003Nov 13 2003

    Fingerprint

    Cryptography
    Degradation

    ASJC Scopus subject areas

    • Software

    Cite this

    Partial Core Encryption for Performance-Efficient Test of SOCs. / Sinanoglu, Ozgur; Orailoglu, Alex.

    In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, 26.12.2003, p. 91-94.

    Research output: Contribution to journalConference article

    @article{297154f9dfdc46bd9d6c820c2e46a20d,
    title = "Partial Core Encryption for Performance-Efficient Test of SOCs",
    abstract = "The isolation of a core through full I/O scan helps ease SOC test challenges; yet the performance of high-speed SOCs is significantly hampered. We propose a partial core encryption methodology wherein the core vendor unveils only a small part of the core logic, successfully satisfying core IP protection requirements. Once the partially encrypted cores are merged into an SOC, the system integrator performs test generation on the visible SOC logic only, greatly reducing the test generation effort expended. By utilizing the test data provided by the core vendor as well, the SOC integrator can test the SOC with no performance degradation. We present an efficient fault analysis based core encryption algorithm which is guided by judiciously computed testability measures. The experimental results confirm the significantly high encryption levels attained by the proposed encryption algorithm.",
    author = "Ozgur Sinanoglu and Alex Orailoglu",
    year = "2003",
    month = "12",
    day = "26",
    language = "English (US)",
    pages = "91--94",
    journal = "IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",
    issn = "1092-3152",
    publisher = "Institute of Electrical and Electronics Engineers Inc.",

    }

    TY - JOUR

    T1 - Partial Core Encryption for Performance-Efficient Test of SOCs

    AU - Sinanoglu, Ozgur

    AU - Orailoglu, Alex

    PY - 2003/12/26

    Y1 - 2003/12/26

    N2 - The isolation of a core through full I/O scan helps ease SOC test challenges; yet the performance of high-speed SOCs is significantly hampered. We propose a partial core encryption methodology wherein the core vendor unveils only a small part of the core logic, successfully satisfying core IP protection requirements. Once the partially encrypted cores are merged into an SOC, the system integrator performs test generation on the visible SOC logic only, greatly reducing the test generation effort expended. By utilizing the test data provided by the core vendor as well, the SOC integrator can test the SOC with no performance degradation. We present an efficient fault analysis based core encryption algorithm which is guided by judiciously computed testability measures. The experimental results confirm the significantly high encryption levels attained by the proposed encryption algorithm.

    AB - The isolation of a core through full I/O scan helps ease SOC test challenges; yet the performance of high-speed SOCs is significantly hampered. We propose a partial core encryption methodology wherein the core vendor unveils only a small part of the core logic, successfully satisfying core IP protection requirements. Once the partially encrypted cores are merged into an SOC, the system integrator performs test generation on the visible SOC logic only, greatly reducing the test generation effort expended. By utilizing the test data provided by the core vendor as well, the SOC integrator can test the SOC with no performance degradation. We present an efficient fault analysis based core encryption algorithm which is guided by judiciously computed testability measures. The experimental results confirm the significantly high encryption levels attained by the proposed encryption algorithm.

    UR - http://www.scopus.com/inward/record.url?scp=0347409235&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=0347409235&partnerID=8YFLogxK

    M3 - Conference article

    SP - 91

    EP - 94

    JO - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

    JF - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

    SN - 1092-3152

    ER -