Parallel performance measures for volume ray casting

Claudio T. Silva, Arie E. Kaufman

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We describe a technique for achieving fast volume ray casting on parallel machines, using a load balancing scheme and an efficient pipelined approach to compositing. We propose a new model for measuring the amount of work one needs to perform in order to render a given volume, and use this model to obtain a better load balancing scheme for distributed memory machines. We also discuss in detail the design trade-offs of our technique. In order to validate our model we have implemented it on the Intel iPSC/860 and the Intel Paragon, and conducted a detailed performance analysis.

Original languageEnglish (US)
Title of host publicationProceedings Visualization
PublisherIEEE
Pages196-203
Number of pages8
StatePublished - 1994
EventProceedings of the 1994 IEEE Visualization Conference - Washington, DC, USA
Duration: Oct 17 1994Oct 21 1994

Other

OtherProceedings of the 1994 IEEE Visualization Conference
CityWashington, DC, USA
Period10/17/9410/21/94

Fingerprint

Casting
Resource allocation
Data storage equipment

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Silva, C. T., & Kaufman, A. E. (1994). Parallel performance measures for volume ray casting. In Proceedings Visualization (pp. 196-203). IEEE.

Parallel performance measures for volume ray casting. / Silva, Claudio T.; Kaufman, Arie E.

Proceedings Visualization. IEEE, 1994. p. 196-203.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Silva, CT & Kaufman, AE 1994, Parallel performance measures for volume ray casting. in Proceedings Visualization. IEEE, pp. 196-203, Proceedings of the 1994 IEEE Visualization Conference, Washington, DC, USA, 10/17/94.
Silva CT, Kaufman AE. Parallel performance measures for volume ray casting. In Proceedings Visualization. IEEE. 1994. p. 196-203
Silva, Claudio T. ; Kaufman, Arie E. / Parallel performance measures for volume ray casting. Proceedings Visualization. IEEE, 1994. pp. 196-203
@inproceedings{03b4673f9ada42f59de8b32b67639815,
title = "Parallel performance measures for volume ray casting",
abstract = "We describe a technique for achieving fast volume ray casting on parallel machines, using a load balancing scheme and an efficient pipelined approach to compositing. We propose a new model for measuring the amount of work one needs to perform in order to render a given volume, and use this model to obtain a better load balancing scheme for distributed memory machines. We also discuss in detail the design trade-offs of our technique. In order to validate our model we have implemented it on the Intel iPSC/860 and the Intel Paragon, and conducted a detailed performance analysis.",
author = "Silva, {Claudio T.} and Kaufman, {Arie E.}",
year = "1994",
language = "English (US)",
pages = "196--203",
booktitle = "Proceedings Visualization",
publisher = "IEEE",

}

TY - GEN

T1 - Parallel performance measures for volume ray casting

AU - Silva, Claudio T.

AU - Kaufman, Arie E.

PY - 1994

Y1 - 1994

N2 - We describe a technique for achieving fast volume ray casting on parallel machines, using a load balancing scheme and an efficient pipelined approach to compositing. We propose a new model for measuring the amount of work one needs to perform in order to render a given volume, and use this model to obtain a better load balancing scheme for distributed memory machines. We also discuss in detail the design trade-offs of our technique. In order to validate our model we have implemented it on the Intel iPSC/860 and the Intel Paragon, and conducted a detailed performance analysis.

AB - We describe a technique for achieving fast volume ray casting on parallel machines, using a load balancing scheme and an efficient pipelined approach to compositing. We propose a new model for measuring the amount of work one needs to perform in order to render a given volume, and use this model to obtain a better load balancing scheme for distributed memory machines. We also discuss in detail the design trade-offs of our technique. In order to validate our model we have implemented it on the Intel iPSC/860 and the Intel Paragon, and conducted a detailed performance analysis.

UR - http://www.scopus.com/inward/record.url?scp=0028699453&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028699453&partnerID=8YFLogxK

M3 - Conference contribution

SP - 196

EP - 203

BT - Proceedings Visualization

PB - IEEE

ER -