On physical limits and challenges of graphene nanoribbons as interconnects for all-spin logic

Shaloo Rakheja, Azad Naeemi

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

The semiconducting material silicon is at the heart of the current complementary metal-oxide-semiconductor (CMOS) technology, which today has developed into a $270-billion market [1]. Over the last four decades as the minimum feature size (MFS) on the microprocessor has shrunk from a few microns to tens of nanometers, the productivity of the silicon technology has roughly increased by a factor of billion [1]. Dr. G. Moore from Intel first pointed out this exponential growth in the semiconductor industry; his observation later became the celebrated Moore’s law. It is, indeed, Moore’s law that has driven the economics of the semiconductor industry by setting targets for research and development over the past few decades. However, as we move into an era of sub-10 nm technology nodes, it is natural to ask if Moore’s law will hold forever. One of the main limits of dimensional scaling is the power barrier of the CMOS technology. It is now well established that the fundamental limit of the energy dissipation of a single binary transition in a CMOS switch is κB T ln2, where κB is the Boltzmann constant, and T is the temperature of the system [2-4]. Using materials other than silicon to implement field-effect transistors (FETs) might provide one-time performance gains but will eventually be plagued by the same fundamental limits governing siliconbased FETs [5].

Original languageEnglish (US)
Title of host publicationNanoelectronic Device Applications Handbook (Paperback version)
PublisherCRC Press
Pages807-826
Number of pages20
ISBN (Electronic)9781466565241
ISBN (Print)9781466565234
DOIs
StatePublished - Jan 1 2017

Fingerprint

Nanoribbons
Graphene
Field effect transistors
Silicon
Metals
Semiconductor materials
Semiconductor switches
Microprocessor chips
Industry
Energy dissipation
Productivity
Economics
Oxide semiconductors
Temperature

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Rakheja, S., & Naeemi, A. (2017). On physical limits and challenges of graphene nanoribbons as interconnects for all-spin logic. In Nanoelectronic Device Applications Handbook (Paperback version) (pp. 807-826). CRC Press. https://doi.org/10.1201/b15035

On physical limits and challenges of graphene nanoribbons as interconnects for all-spin logic. / Rakheja, Shaloo; Naeemi, Azad.

Nanoelectronic Device Applications Handbook (Paperback version). CRC Press, 2017. p. 807-826.

Research output: Chapter in Book/Report/Conference proceedingChapter

Rakheja, S & Naeemi, A 2017, On physical limits and challenges of graphene nanoribbons as interconnects for all-spin logic. in Nanoelectronic Device Applications Handbook (Paperback version). CRC Press, pp. 807-826. https://doi.org/10.1201/b15035
Rakheja S, Naeemi A. On physical limits and challenges of graphene nanoribbons as interconnects for all-spin logic. In Nanoelectronic Device Applications Handbook (Paperback version). CRC Press. 2017. p. 807-826 https://doi.org/10.1201/b15035
Rakheja, Shaloo ; Naeemi, Azad. / On physical limits and challenges of graphene nanoribbons as interconnects for all-spin logic. Nanoelectronic Device Applications Handbook (Paperback version). CRC Press, 2017. pp. 807-826
@inbook{38510981e52144c9a45440e6117f2f93,
title = "On physical limits and challenges of graphene nanoribbons as interconnects for all-spin logic",
abstract = "The semiconducting material silicon is at the heart of the current complementary metal-oxide-semiconductor (CMOS) technology, which today has developed into a $270-billion market [1]. Over the last four decades as the minimum feature size (MFS) on the microprocessor has shrunk from a few microns to tens of nanometers, the productivity of the silicon technology has roughly increased by a factor of billion [1]. Dr. G. Moore from Intel first pointed out this exponential growth in the semiconductor industry; his observation later became the celebrated Moore’s law. It is, indeed, Moore’s law that has driven the economics of the semiconductor industry by setting targets for research and development over the past few decades. However, as we move into an era of sub-10 nm technology nodes, it is natural to ask if Moore’s law will hold forever. One of the main limits of dimensional scaling is the power barrier of the CMOS technology. It is now well established that the fundamental limit of the energy dissipation of a single binary transition in a CMOS switch is κB T ln2, where κB is the Boltzmann constant, and T is the temperature of the system [2-4]. Using materials other than silicon to implement field-effect transistors (FETs) might provide one-time performance gains but will eventually be plagued by the same fundamental limits governing siliconbased FETs [5].",
author = "Shaloo Rakheja and Azad Naeemi",
year = "2017",
month = "1",
day = "1",
doi = "10.1201/b15035",
language = "English (US)",
isbn = "9781466565234",
pages = "807--826",
booktitle = "Nanoelectronic Device Applications Handbook (Paperback version)",
publisher = "CRC Press",

}

TY - CHAP

T1 - On physical limits and challenges of graphene nanoribbons as interconnects for all-spin logic

AU - Rakheja, Shaloo

AU - Naeemi, Azad

PY - 2017/1/1

Y1 - 2017/1/1

N2 - The semiconducting material silicon is at the heart of the current complementary metal-oxide-semiconductor (CMOS) technology, which today has developed into a $270-billion market [1]. Over the last four decades as the minimum feature size (MFS) on the microprocessor has shrunk from a few microns to tens of nanometers, the productivity of the silicon technology has roughly increased by a factor of billion [1]. Dr. G. Moore from Intel first pointed out this exponential growth in the semiconductor industry; his observation later became the celebrated Moore’s law. It is, indeed, Moore’s law that has driven the economics of the semiconductor industry by setting targets for research and development over the past few decades. However, as we move into an era of sub-10 nm technology nodes, it is natural to ask if Moore’s law will hold forever. One of the main limits of dimensional scaling is the power barrier of the CMOS technology. It is now well established that the fundamental limit of the energy dissipation of a single binary transition in a CMOS switch is κB T ln2, where κB is the Boltzmann constant, and T is the temperature of the system [2-4]. Using materials other than silicon to implement field-effect transistors (FETs) might provide one-time performance gains but will eventually be plagued by the same fundamental limits governing siliconbased FETs [5].

AB - The semiconducting material silicon is at the heart of the current complementary metal-oxide-semiconductor (CMOS) technology, which today has developed into a $270-billion market [1]. Over the last four decades as the minimum feature size (MFS) on the microprocessor has shrunk from a few microns to tens of nanometers, the productivity of the silicon technology has roughly increased by a factor of billion [1]. Dr. G. Moore from Intel first pointed out this exponential growth in the semiconductor industry; his observation later became the celebrated Moore’s law. It is, indeed, Moore’s law that has driven the economics of the semiconductor industry by setting targets for research and development over the past few decades. However, as we move into an era of sub-10 nm technology nodes, it is natural to ask if Moore’s law will hold forever. One of the main limits of dimensional scaling is the power barrier of the CMOS technology. It is now well established that the fundamental limit of the energy dissipation of a single binary transition in a CMOS switch is κB T ln2, where κB is the Boltzmann constant, and T is the temperature of the system [2-4]. Using materials other than silicon to implement field-effect transistors (FETs) might provide one-time performance gains but will eventually be plagued by the same fundamental limits governing siliconbased FETs [5].

UR - http://www.scopus.com/inward/record.url?scp=84942339637&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84942339637&partnerID=8YFLogxK

U2 - 10.1201/b15035

DO - 10.1201/b15035

M3 - Chapter

SN - 9781466565234

SP - 807

EP - 826

BT - Nanoelectronic Device Applications Handbook (Paperback version)

PB - CRC Press

ER -