NREPO: Normal basis recomputing with permuted operands

Xiaofei Guo, Debdeep Mukhopadhyay, Chenglu Jin, Ramesh Karri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Hardware implementations of cryptographic algorithms are vulnerable to natural and malicious faults. Concurrent Error Detection (CED) can be used to detect these faults. We present NREPO, a CED which does not require redundant computational resources in the design. Therefore, one can integrate it when computational resources are scarce or when the redundant resources are difficult to harness for CED. We integrate NREPO in a low-cost Advanced Encryption Standard (AES) implementation with 8-bit datapath. We show that NREPO has 25 and 50 times lower fault miss rate than robust code and parity, respectively. The area, throughput, and power are compared with other CEDs on 45nm ASIC. The hardware overhead of NREPO is 34.9%. The throughput and power are 271.6Mbps and 1579.3μW, respectively. One can also implement NREPO in other cryptographic algorithms.

Original languageEnglish (US)
Title of host publicationProceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014
PublisherIEEE Computer Society
Pages118-123
Number of pages6
ISBN (Print)9781479941148
DOIs
StatePublished - 2014
Event2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014 - Arlington, VA, United States
Duration: May 6 2014May 7 2014

Other

Other2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014
CountryUnited States
CityArlington, VA
Period5/6/145/7/14

Fingerprint

Error detection
Throughput
Hardware
Application specific integrated circuits
Cryptography
Costs

ASJC Scopus subject areas

  • Hardware and Architecture
  • Safety, Risk, Reliability and Quality

Cite this

Guo, X., Mukhopadhyay, D., Jin, C., & Karri, R. (2014). NREPO: Normal basis recomputing with permuted operands. In Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014 (pp. 118-123). [6855581] IEEE Computer Society. https://doi.org/10.1109/HST.2014.6855581

NREPO : Normal basis recomputing with permuted operands. / Guo, Xiaofei; Mukhopadhyay, Debdeep; Jin, Chenglu; Karri, Ramesh.

Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014. IEEE Computer Society, 2014. p. 118-123 6855581.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Guo, X, Mukhopadhyay, D, Jin, C & Karri, R 2014, NREPO: Normal basis recomputing with permuted operands. in Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014., 6855581, IEEE Computer Society, pp. 118-123, 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014, Arlington, VA, United States, 5/6/14. https://doi.org/10.1109/HST.2014.6855581
Guo X, Mukhopadhyay D, Jin C, Karri R. NREPO: Normal basis recomputing with permuted operands. In Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014. IEEE Computer Society. 2014. p. 118-123. 6855581 https://doi.org/10.1109/HST.2014.6855581
Guo, Xiaofei ; Mukhopadhyay, Debdeep ; Jin, Chenglu ; Karri, Ramesh. / NREPO : Normal basis recomputing with permuted operands. Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014. IEEE Computer Society, 2014. pp. 118-123
@inproceedings{3abb3aa4e6c64f9f985bfb4591625875,
title = "NREPO: Normal basis recomputing with permuted operands",
abstract = "Hardware implementations of cryptographic algorithms are vulnerable to natural and malicious faults. Concurrent Error Detection (CED) can be used to detect these faults. We present NREPO, a CED which does not require redundant computational resources in the design. Therefore, one can integrate it when computational resources are scarce or when the redundant resources are difficult to harness for CED. We integrate NREPO in a low-cost Advanced Encryption Standard (AES) implementation with 8-bit datapath. We show that NREPO has 25 and 50 times lower fault miss rate than robust code and parity, respectively. The area, throughput, and power are compared with other CEDs on 45nm ASIC. The hardware overhead of NREPO is 34.9{\%}. The throughput and power are 271.6Mbps and 1579.3μW, respectively. One can also implement NREPO in other cryptographic algorithms.",
author = "Xiaofei Guo and Debdeep Mukhopadhyay and Chenglu Jin and Ramesh Karri",
year = "2014",
doi = "10.1109/HST.2014.6855581",
language = "English (US)",
isbn = "9781479941148",
pages = "118--123",
booktitle = "Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - NREPO

T2 - Normal basis recomputing with permuted operands

AU - Guo, Xiaofei

AU - Mukhopadhyay, Debdeep

AU - Jin, Chenglu

AU - Karri, Ramesh

PY - 2014

Y1 - 2014

N2 - Hardware implementations of cryptographic algorithms are vulnerable to natural and malicious faults. Concurrent Error Detection (CED) can be used to detect these faults. We present NREPO, a CED which does not require redundant computational resources in the design. Therefore, one can integrate it when computational resources are scarce or when the redundant resources are difficult to harness for CED. We integrate NREPO in a low-cost Advanced Encryption Standard (AES) implementation with 8-bit datapath. We show that NREPO has 25 and 50 times lower fault miss rate than robust code and parity, respectively. The area, throughput, and power are compared with other CEDs on 45nm ASIC. The hardware overhead of NREPO is 34.9%. The throughput and power are 271.6Mbps and 1579.3μW, respectively. One can also implement NREPO in other cryptographic algorithms.

AB - Hardware implementations of cryptographic algorithms are vulnerable to natural and malicious faults. Concurrent Error Detection (CED) can be used to detect these faults. We present NREPO, a CED which does not require redundant computational resources in the design. Therefore, one can integrate it when computational resources are scarce or when the redundant resources are difficult to harness for CED. We integrate NREPO in a low-cost Advanced Encryption Standard (AES) implementation with 8-bit datapath. We show that NREPO has 25 and 50 times lower fault miss rate than robust code and parity, respectively. The area, throughput, and power are compared with other CEDs on 45nm ASIC. The hardware overhead of NREPO is 34.9%. The throughput and power are 271.6Mbps and 1579.3μW, respectively. One can also implement NREPO in other cryptographic algorithms.

UR - http://www.scopus.com/inward/record.url?scp=84905976364&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84905976364&partnerID=8YFLogxK

U2 - 10.1109/HST.2014.6855581

DO - 10.1109/HST.2014.6855581

M3 - Conference contribution

SN - 9781479941148

SP - 118

EP - 123

BT - Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014

PB - IEEE Computer Society

ER -