Mitigating the impact of process variation on the performance of 3-D integrated circuits

Siddharth Garg, Diana Marculescu

Research output: Contribution to journalArticle

Abstract

Three-dimensional die-stacking architectures have been proposed as a promising solution to the increasing interconnect delay that is observed in scaled technologies. Although prior research has extensively evaluated the performance advantage of moving from a 2-D to a 3-D design style, the impact of process parameter variations on 3-D designs has not been studied in detail. In this paper, we attempt to bridge this gap by proposing a variability-aware design framework for fully synchronous (FS) and multiple clock-domain (MCD) 3-D systems. To mitigate the impact of process variations on 3-D designs, we propose the variability-aware 3-D integration strategy for MCD 3-D systems that maximizes the probability of the design meeting specified system performance constraints. The proposed optimization strategy is shown to significantly outperform the FS and MCD 3-D implementations that are conventionally assembled, for example, the MCD designs assembled with the proposed integration strategy provide, on average, 44% and 16.33% higher absolute yield than the FS and conventional MCD designs, respectively, at the 50% yield point of the conventional MCD designs.

Original languageEnglish (US)
Article number6410051
Pages (from-to)1903-1914
Number of pages12
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume21
Issue number10
DOIs
StatePublished - 2013

Fingerprint

Integrated circuits
Clocks

Keywords

  • 3-D integrated circuits
  • CMOS process
  • electronic design automation
  • process variations
  • VLSI

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Software

Cite this

Mitigating the impact of process variation on the performance of 3-D integrated circuits. / Garg, Siddharth; Marculescu, Diana.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 21, No. 10, 6410051, 2013, p. 1903-1914.

Research output: Contribution to journalArticle

@article{45af1644558441a6951d92c2e30ca8d0,
title = "Mitigating the impact of process variation on the performance of 3-D integrated circuits",
abstract = "Three-dimensional die-stacking architectures have been proposed as a promising solution to the increasing interconnect delay that is observed in scaled technologies. Although prior research has extensively evaluated the performance advantage of moving from a 2-D to a 3-D design style, the impact of process parameter variations on 3-D designs has not been studied in detail. In this paper, we attempt to bridge this gap by proposing a variability-aware design framework for fully synchronous (FS) and multiple clock-domain (MCD) 3-D systems. To mitigate the impact of process variations on 3-D designs, we propose the variability-aware 3-D integration strategy for MCD 3-D systems that maximizes the probability of the design meeting specified system performance constraints. The proposed optimization strategy is shown to significantly outperform the FS and MCD 3-D implementations that are conventionally assembled, for example, the MCD designs assembled with the proposed integration strategy provide, on average, 44{\%} and 16.33{\%} higher absolute yield than the FS and conventional MCD designs, respectively, at the 50{\%} yield point of the conventional MCD designs.",
keywords = "3-D integrated circuits, CMOS process, electronic design automation, process variations, VLSI",
author = "Siddharth Garg and Diana Marculescu",
year = "2013",
doi = "10.1109/TVLSI.2012.2226762",
language = "English (US)",
volume = "21",
pages = "1903--1914",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10",

}

TY - JOUR

T1 - Mitigating the impact of process variation on the performance of 3-D integrated circuits

AU - Garg, Siddharth

AU - Marculescu, Diana

PY - 2013

Y1 - 2013

N2 - Three-dimensional die-stacking architectures have been proposed as a promising solution to the increasing interconnect delay that is observed in scaled technologies. Although prior research has extensively evaluated the performance advantage of moving from a 2-D to a 3-D design style, the impact of process parameter variations on 3-D designs has not been studied in detail. In this paper, we attempt to bridge this gap by proposing a variability-aware design framework for fully synchronous (FS) and multiple clock-domain (MCD) 3-D systems. To mitigate the impact of process variations on 3-D designs, we propose the variability-aware 3-D integration strategy for MCD 3-D systems that maximizes the probability of the design meeting specified system performance constraints. The proposed optimization strategy is shown to significantly outperform the FS and MCD 3-D implementations that are conventionally assembled, for example, the MCD designs assembled with the proposed integration strategy provide, on average, 44% and 16.33% higher absolute yield than the FS and conventional MCD designs, respectively, at the 50% yield point of the conventional MCD designs.

AB - Three-dimensional die-stacking architectures have been proposed as a promising solution to the increasing interconnect delay that is observed in scaled technologies. Although prior research has extensively evaluated the performance advantage of moving from a 2-D to a 3-D design style, the impact of process parameter variations on 3-D designs has not been studied in detail. In this paper, we attempt to bridge this gap by proposing a variability-aware design framework for fully synchronous (FS) and multiple clock-domain (MCD) 3-D systems. To mitigate the impact of process variations on 3-D designs, we propose the variability-aware 3-D integration strategy for MCD 3-D systems that maximizes the probability of the design meeting specified system performance constraints. The proposed optimization strategy is shown to significantly outperform the FS and MCD 3-D implementations that are conventionally assembled, for example, the MCD designs assembled with the proposed integration strategy provide, on average, 44% and 16.33% higher absolute yield than the FS and conventional MCD designs, respectively, at the 50% yield point of the conventional MCD designs.

KW - 3-D integrated circuits

KW - CMOS process

KW - electronic design automation

KW - process variations

KW - VLSI

UR - http://www.scopus.com/inward/record.url?scp=84884581779&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84884581779&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2012.2226762

DO - 10.1109/TVLSI.2012.2226762

M3 - Article

VL - 21

SP - 1903

EP - 1914

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 10

M1 - 6410051

ER -