Logic mapping in crossbar-based nanoarchitectures

W Rao, Alex Orailoglu, Ramesh Karri

Research output: Contribution to journalArticle

Original languageEnglish (US)
Pages (from-to)68-77
JournalIEEE Design and Test of Computers
Volume26
Issue number1
StatePublished - Jan 2009

Cite this

Logic mapping in crossbar-based nanoarchitectures. / Rao, W; Orailoglu, Alex; Karri, Ramesh.

In: IEEE Design and Test of Computers, Vol. 26, No. 1, 01.2009, p. 68-77.

Research output: Contribution to journalArticle

Rao, W ; Orailoglu, Alex ; Karri, Ramesh. / Logic mapping in crossbar-based nanoarchitectures. In: IEEE Design and Test of Computers. 2009 ; Vol. 26, No. 1. pp. 68-77.
@article{925330f3020345359f19e7ff692139d3,
title = "Logic mapping in crossbar-based nanoarchitectures",
author = "W Rao and Alex Orailoglu and Ramesh Karri",
year = "2009",
month = "1",
language = "English (US)",
volume = "26",
pages = "68--77",
journal = "IEEE Design and Test",
issn = "2168-2356",
publisher = "IEEE Computer Society",
number = "1",

}

TY - JOUR

T1 - Logic mapping in crossbar-based nanoarchitectures

AU - Rao, W

AU - Orailoglu, Alex

AU - Karri, Ramesh

PY - 2009/1

Y1 - 2009/1

M3 - Article

VL - 26

SP - 68

EP - 77

JO - IEEE Design and Test

JF - IEEE Design and Test

SN - 2168-2356

IS - 1

ER -