Isolation techniques for soft cores

Ozgur Sinanoglu, Tsvetomir Petrov

    Research output: Contribution to journalArticle

    Abstract

    A cost effective system-on-a-chip (SOC) test strongly hinges on the parallel independent test of SOC cores, which can only be ensured through proper core isolation techniques. Whereas a core isolation mechanism can provide controllability and observability at the core I/O interface, its implementation may have various implications on area, functional timing, test time and data volume, and at-speed coverage on the core interface. In this paper, we provide an in-depth analysis of the soft core isolation problem by covering a wide spectrum of techniques ranging from the utilization of only functional registers to the utilization of only wrapper cells. We model the generalized problem of finding the minimum number of isolation registers, in the form of a mixture of functional registers and wrapper cells, by mapping the problem onto the maximum Boolean satisfiability problem; by utilizing the key findings in this mapping, we implement a computationally efficient heuristic for selecting a subset of core I/Os, on which wrapper cell insertion minimizes the total number of interface registers. Finally, we demonstrate the application of this heuristic, with area and performance constraints also accounted for, delivering a wide spectrum of tradeoff points for isolating a soft core.

    Original languageEnglish (US)
    Article number4527400
    Pages (from-to)1453-1466
    Number of pages14
    JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
    Volume27
    Issue number8
    DOIs
    StatePublished - Aug 1 2008

    Fingerprint

    Observability
    Hinges
    Controllability
    Costs

    Keywords

    • Core-based testing
    • Design-for-testability (DfT)
    • Modular SOC testing
    • Soft core isolation

    ASJC Scopus subject areas

    • Software
    • Computer Graphics and Computer-Aided Design
    • Electrical and Electronic Engineering

    Cite this

    Isolation techniques for soft cores. / Sinanoglu, Ozgur; Petrov, Tsvetomir.

    In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 27, No. 8, 4527400, 01.08.2008, p. 1453-1466.

    Research output: Contribution to journalArticle

    Sinanoglu, Ozgur ; Petrov, Tsvetomir. / Isolation techniques for soft cores. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2008 ; Vol. 27, No. 8. pp. 1453-1466.
    @article{847c3daeb8b241c6962f81c89afd2cab,
    title = "Isolation techniques for soft cores",
    abstract = "A cost effective system-on-a-chip (SOC) test strongly hinges on the parallel independent test of SOC cores, which can only be ensured through proper core isolation techniques. Whereas a core isolation mechanism can provide controllability and observability at the core I/O interface, its implementation may have various implications on area, functional timing, test time and data volume, and at-speed coverage on the core interface. In this paper, we provide an in-depth analysis of the soft core isolation problem by covering a wide spectrum of techniques ranging from the utilization of only functional registers to the utilization of only wrapper cells. We model the generalized problem of finding the minimum number of isolation registers, in the form of a mixture of functional registers and wrapper cells, by mapping the problem onto the maximum Boolean satisfiability problem; by utilizing the key findings in this mapping, we implement a computationally efficient heuristic for selecting a subset of core I/Os, on which wrapper cell insertion minimizes the total number of interface registers. Finally, we demonstrate the application of this heuristic, with area and performance constraints also accounted for, delivering a wide spectrum of tradeoff points for isolating a soft core.",
    keywords = "Core-based testing, Design-for-testability (DfT), Modular SOC testing, Soft core isolation",
    author = "Ozgur Sinanoglu and Tsvetomir Petrov",
    year = "2008",
    month = "8",
    day = "1",
    doi = "10.1109/TCAD.2008.925794",
    language = "English (US)",
    volume = "27",
    pages = "1453--1466",
    journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
    issn = "0278-0070",
    publisher = "Institute of Electrical and Electronics Engineers Inc.",
    number = "8",

    }

    TY - JOUR

    T1 - Isolation techniques for soft cores

    AU - Sinanoglu, Ozgur

    AU - Petrov, Tsvetomir

    PY - 2008/8/1

    Y1 - 2008/8/1

    N2 - A cost effective system-on-a-chip (SOC) test strongly hinges on the parallel independent test of SOC cores, which can only be ensured through proper core isolation techniques. Whereas a core isolation mechanism can provide controllability and observability at the core I/O interface, its implementation may have various implications on area, functional timing, test time and data volume, and at-speed coverage on the core interface. In this paper, we provide an in-depth analysis of the soft core isolation problem by covering a wide spectrum of techniques ranging from the utilization of only functional registers to the utilization of only wrapper cells. We model the generalized problem of finding the minimum number of isolation registers, in the form of a mixture of functional registers and wrapper cells, by mapping the problem onto the maximum Boolean satisfiability problem; by utilizing the key findings in this mapping, we implement a computationally efficient heuristic for selecting a subset of core I/Os, on which wrapper cell insertion minimizes the total number of interface registers. Finally, we demonstrate the application of this heuristic, with area and performance constraints also accounted for, delivering a wide spectrum of tradeoff points for isolating a soft core.

    AB - A cost effective system-on-a-chip (SOC) test strongly hinges on the parallel independent test of SOC cores, which can only be ensured through proper core isolation techniques. Whereas a core isolation mechanism can provide controllability and observability at the core I/O interface, its implementation may have various implications on area, functional timing, test time and data volume, and at-speed coverage on the core interface. In this paper, we provide an in-depth analysis of the soft core isolation problem by covering a wide spectrum of techniques ranging from the utilization of only functional registers to the utilization of only wrapper cells. We model the generalized problem of finding the minimum number of isolation registers, in the form of a mixture of functional registers and wrapper cells, by mapping the problem onto the maximum Boolean satisfiability problem; by utilizing the key findings in this mapping, we implement a computationally efficient heuristic for selecting a subset of core I/Os, on which wrapper cell insertion minimizes the total number of interface registers. Finally, we demonstrate the application of this heuristic, with area and performance constraints also accounted for, delivering a wide spectrum of tradeoff points for isolating a soft core.

    KW - Core-based testing

    KW - Design-for-testability (DfT)

    KW - Modular SOC testing

    KW - Soft core isolation

    UR - http://www.scopus.com/inward/record.url?scp=47849101819&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=47849101819&partnerID=8YFLogxK

    U2 - 10.1109/TCAD.2008.925794

    DO - 10.1109/TCAD.2008.925794

    M3 - Article

    VL - 27

    SP - 1453

    EP - 1466

    JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

    JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

    SN - 0278-0070

    IS - 8

    M1 - 4527400

    ER -