Introspection

A register transfer level technique for concurrent error detection and diagnosis in data dominated designs

Ramesh Karri, Balakrishnan Iyer

Research output: Contribution to journalArticle

Abstract

We report a register transfer level technique for concurrent error detection and diagnosis in data dominated designs called Introspection. Introspection uses idle computation cyles in the data path and idle data transfer cycles in the interconnection network in a synergistic fashion for concurrent error detection and diagnosis (CEDD). The resulting on-chip fault latencies are one ten-thousandth (10 -4) of previously reported system level concurrent error detection and diagnosis latencies. The associated area overhead and performance penalty are negligible. We derive a cost function that considers introspection constraints such as (i) executing an operation on three disjoint function units for diagnosis and (ii) promoting function units to participate in at least one CEDD operation. We formulate integration of introspection constraints into the operation-to-operator binding phase of high-level synthesis as a weighted bipartite matching problem. The effectiveness of introspection and its implementation are illustrated on numerous industrial strength benchmarks.

Original languageEnglish (US)
Pages (from-to)501-515
Number of pages15
JournalACM Transactions on Design Automation of Electronic Systems
Volume6
Issue number4
StatePublished - 2001

Fingerprint

Error detection
Data transfer
Cost functions
Mathematical operators

Keywords

  • Concurrent error detection
  • Diagnosis
  • Error detection
  • On line testing
  • Register transfer level

ASJC Scopus subject areas

  • Hardware and Architecture
  • Computer Graphics and Computer-Aided Design
  • Software

Cite this

@article{7636b7f459be4f769e9618500d3815b7,
title = "Introspection: A register transfer level technique for concurrent error detection and diagnosis in data dominated designs",
abstract = "We report a register transfer level technique for concurrent error detection and diagnosis in data dominated designs called Introspection. Introspection uses idle computation cyles in the data path and idle data transfer cycles in the interconnection network in a synergistic fashion for concurrent error detection and diagnosis (CEDD). The resulting on-chip fault latencies are one ten-thousandth (10 -4) of previously reported system level concurrent error detection and diagnosis latencies. The associated area overhead and performance penalty are negligible. We derive a cost function that considers introspection constraints such as (i) executing an operation on three disjoint function units for diagnosis and (ii) promoting function units to participate in at least one CEDD operation. We formulate integration of introspection constraints into the operation-to-operator binding phase of high-level synthesis as a weighted bipartite matching problem. The effectiveness of introspection and its implementation are illustrated on numerous industrial strength benchmarks.",
keywords = "Concurrent error detection, Diagnosis, Error detection, On line testing, Register transfer level",
author = "Ramesh Karri and Balakrishnan Iyer",
year = "2001",
language = "English (US)",
volume = "6",
pages = "501--515",
journal = "ACM Transactions on Design Automation of Electronic Systems",
issn = "1084-4309",
publisher = "Association for Computing Machinery (ACM)",
number = "4",

}

TY - JOUR

T1 - Introspection

T2 - A register transfer level technique for concurrent error detection and diagnosis in data dominated designs

AU - Karri, Ramesh

AU - Iyer, Balakrishnan

PY - 2001

Y1 - 2001

N2 - We report a register transfer level technique for concurrent error detection and diagnosis in data dominated designs called Introspection. Introspection uses idle computation cyles in the data path and idle data transfer cycles in the interconnection network in a synergistic fashion for concurrent error detection and diagnosis (CEDD). The resulting on-chip fault latencies are one ten-thousandth (10 -4) of previously reported system level concurrent error detection and diagnosis latencies. The associated area overhead and performance penalty are negligible. We derive a cost function that considers introspection constraints such as (i) executing an operation on three disjoint function units for diagnosis and (ii) promoting function units to participate in at least one CEDD operation. We formulate integration of introspection constraints into the operation-to-operator binding phase of high-level synthesis as a weighted bipartite matching problem. The effectiveness of introspection and its implementation are illustrated on numerous industrial strength benchmarks.

AB - We report a register transfer level technique for concurrent error detection and diagnosis in data dominated designs called Introspection. Introspection uses idle computation cyles in the data path and idle data transfer cycles in the interconnection network in a synergistic fashion for concurrent error detection and diagnosis (CEDD). The resulting on-chip fault latencies are one ten-thousandth (10 -4) of previously reported system level concurrent error detection and diagnosis latencies. The associated area overhead and performance penalty are negligible. We derive a cost function that considers introspection constraints such as (i) executing an operation on three disjoint function units for diagnosis and (ii) promoting function units to participate in at least one CEDD operation. We formulate integration of introspection constraints into the operation-to-operator binding phase of high-level synthesis as a weighted bipartite matching problem. The effectiveness of introspection and its implementation are illustrated on numerous industrial strength benchmarks.

KW - Concurrent error detection

KW - Diagnosis

KW - Error detection

KW - On line testing

KW - Register transfer level

UR - http://www.scopus.com/inward/record.url?scp=0242325984&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0242325984&partnerID=8YFLogxK

M3 - Article

VL - 6

SP - 501

EP - 515

JO - ACM Transactions on Design Automation of Electronic Systems

JF - ACM Transactions on Design Automation of Electronic Systems

SN - 1084-4309

IS - 4

ER -