Interconnect considerations: Interconnect considerations

Shaloo Rakheja, Ahmet Ceyhan, Azad Naeemi

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

The exponential growth of the electronics industry has been guided by the continual reduction in feature size of microchips manufactured using silicon-based CMOS technology. This reduction in feature size, commonly known as dimensional scaling, has enabled significant improvements in transistor performance and power-a higher transistor density for improved functionality, complexity, and performance of microchips; and a reduction in the cost per function. These benefits have enabled the semiconductor industry to offer a wide range of new products at every technology generation. The research pipeline of the semiconductor industry involves increasingly radical potential solutions to carry technology advancement through dimensional scaling to beyond the 10-year visibility limit. Many logic devices that require innovations in materials, use of heterogeneous technologies, and the exploitation of alternative state variables and non-binary computation schemes are under investigation to extend Moore's law to beyond the year 2020. These logic devices differ in structure and operating principles, and include various physical quantities that may be used for encoding information, such as charge, electric dipole, magnetic dipole (spin), orbital state, mechanical position, light intensity, etc. Besides smaller and faster transistors, the semiconductor industry requires fast and dense interconnects to manufacture high-performance microchips. The evolution of integrated circuits from an embedded system of only a few components to large-scale systems with billions of devices transformed the interconnection problem into one of the major threats to continue improving the performances of microchips at each new technology node [1]. Interconnects impose major limits on the performance of integrated circuits because of the delay they add to critical paths, the energy they dissipate, the noise and jitter they induce, and the degrading metal and dielectric reliability due to vulnerability to electromigration (EM) and time-dependent dielectric breakdown (TDDB), respectively. All of these limitations worsen with dimensional scaling.

Original languageEnglish (US)
Title of host publicationCMOS and Beyond: Logic Switches for Terascale Integrated Circuits
PublisherCambridge University Press
Pages381-412
Number of pages32
ISBN (Print)9781107337886, 9781107043183
DOIs
StatePublished - Jan 1 2015

Fingerprint

Transistors
Logic devices
Semiconductor materials
Integrated circuits
Industry
Electric charge
Electromigration
Electronics industry
Electric breakdown
Jitter
Embedded systems
Visibility
Large scale systems
Pipelines
Innovation
Silicon
Metals
Costs

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Rakheja, S., Ceyhan, A., & Naeemi, A. (2015). Interconnect considerations: Interconnect considerations. In CMOS and Beyond: Logic Switches for Terascale Integrated Circuits (pp. 381-412). Cambridge University Press. https://doi.org/10.1017/CBO9781107337886.021

Interconnect considerations : Interconnect considerations. / Rakheja, Shaloo; Ceyhan, Ahmet; Naeemi, Azad.

CMOS and Beyond: Logic Switches for Terascale Integrated Circuits. Cambridge University Press, 2015. p. 381-412.

Research output: Chapter in Book/Report/Conference proceedingChapter

Rakheja, S, Ceyhan, A & Naeemi, A 2015, Interconnect considerations: Interconnect considerations. in CMOS and Beyond: Logic Switches for Terascale Integrated Circuits. Cambridge University Press, pp. 381-412. https://doi.org/10.1017/CBO9781107337886.021
Rakheja S, Ceyhan A, Naeemi A. Interconnect considerations: Interconnect considerations. In CMOS and Beyond: Logic Switches for Terascale Integrated Circuits. Cambridge University Press. 2015. p. 381-412 https://doi.org/10.1017/CBO9781107337886.021
Rakheja, Shaloo ; Ceyhan, Ahmet ; Naeemi, Azad. / Interconnect considerations : Interconnect considerations. CMOS and Beyond: Logic Switches for Terascale Integrated Circuits. Cambridge University Press, 2015. pp. 381-412
@inbook{533a111aa65741f982fb62e17f655cf7,
title = "Interconnect considerations: Interconnect considerations",
abstract = "The exponential growth of the electronics industry has been guided by the continual reduction in feature size of microchips manufactured using silicon-based CMOS technology. This reduction in feature size, commonly known as dimensional scaling, has enabled significant improvements in transistor performance and power-a higher transistor density for improved functionality, complexity, and performance of microchips; and a reduction in the cost per function. These benefits have enabled the semiconductor industry to offer a wide range of new products at every technology generation. The research pipeline of the semiconductor industry involves increasingly radical potential solutions to carry technology advancement through dimensional scaling to beyond the 10-year visibility limit. Many logic devices that require innovations in materials, use of heterogeneous technologies, and the exploitation of alternative state variables and non-binary computation schemes are under investigation to extend Moore's law to beyond the year 2020. These logic devices differ in structure and operating principles, and include various physical quantities that may be used for encoding information, such as charge, electric dipole, magnetic dipole (spin), orbital state, mechanical position, light intensity, etc. Besides smaller and faster transistors, the semiconductor industry requires fast and dense interconnects to manufacture high-performance microchips. The evolution of integrated circuits from an embedded system of only a few components to large-scale systems with billions of devices transformed the interconnection problem into one of the major threats to continue improving the performances of microchips at each new technology node [1]. Interconnects impose major limits on the performance of integrated circuits because of the delay they add to critical paths, the energy they dissipate, the noise and jitter they induce, and the degrading metal and dielectric reliability due to vulnerability to electromigration (EM) and time-dependent dielectric breakdown (TDDB), respectively. All of these limitations worsen with dimensional scaling.",
author = "Shaloo Rakheja and Ahmet Ceyhan and Azad Naeemi",
year = "2015",
month = "1",
day = "1",
doi = "10.1017/CBO9781107337886.021",
language = "English (US)",
isbn = "9781107337886",
pages = "381--412",
booktitle = "CMOS and Beyond: Logic Switches for Terascale Integrated Circuits",
publisher = "Cambridge University Press",

}

TY - CHAP

T1 - Interconnect considerations

T2 - Interconnect considerations

AU - Rakheja, Shaloo

AU - Ceyhan, Ahmet

AU - Naeemi, Azad

PY - 2015/1/1

Y1 - 2015/1/1

N2 - The exponential growth of the electronics industry has been guided by the continual reduction in feature size of microchips manufactured using silicon-based CMOS technology. This reduction in feature size, commonly known as dimensional scaling, has enabled significant improvements in transistor performance and power-a higher transistor density for improved functionality, complexity, and performance of microchips; and a reduction in the cost per function. These benefits have enabled the semiconductor industry to offer a wide range of new products at every technology generation. The research pipeline of the semiconductor industry involves increasingly radical potential solutions to carry technology advancement through dimensional scaling to beyond the 10-year visibility limit. Many logic devices that require innovations in materials, use of heterogeneous technologies, and the exploitation of alternative state variables and non-binary computation schemes are under investigation to extend Moore's law to beyond the year 2020. These logic devices differ in structure and operating principles, and include various physical quantities that may be used for encoding information, such as charge, electric dipole, magnetic dipole (spin), orbital state, mechanical position, light intensity, etc. Besides smaller and faster transistors, the semiconductor industry requires fast and dense interconnects to manufacture high-performance microchips. The evolution of integrated circuits from an embedded system of only a few components to large-scale systems with billions of devices transformed the interconnection problem into one of the major threats to continue improving the performances of microchips at each new technology node [1]. Interconnects impose major limits on the performance of integrated circuits because of the delay they add to critical paths, the energy they dissipate, the noise and jitter they induce, and the degrading metal and dielectric reliability due to vulnerability to electromigration (EM) and time-dependent dielectric breakdown (TDDB), respectively. All of these limitations worsen with dimensional scaling.

AB - The exponential growth of the electronics industry has been guided by the continual reduction in feature size of microchips manufactured using silicon-based CMOS technology. This reduction in feature size, commonly known as dimensional scaling, has enabled significant improvements in transistor performance and power-a higher transistor density for improved functionality, complexity, and performance of microchips; and a reduction in the cost per function. These benefits have enabled the semiconductor industry to offer a wide range of new products at every technology generation. The research pipeline of the semiconductor industry involves increasingly radical potential solutions to carry technology advancement through dimensional scaling to beyond the 10-year visibility limit. Many logic devices that require innovations in materials, use of heterogeneous technologies, and the exploitation of alternative state variables and non-binary computation schemes are under investigation to extend Moore's law to beyond the year 2020. These logic devices differ in structure and operating principles, and include various physical quantities that may be used for encoding information, such as charge, electric dipole, magnetic dipole (spin), orbital state, mechanical position, light intensity, etc. Besides smaller and faster transistors, the semiconductor industry requires fast and dense interconnects to manufacture high-performance microchips. The evolution of integrated circuits from an embedded system of only a few components to large-scale systems with billions of devices transformed the interconnection problem into one of the major threats to continue improving the performances of microchips at each new technology node [1]. Interconnects impose major limits on the performance of integrated circuits because of the delay they add to critical paths, the energy they dissipate, the noise and jitter they induce, and the degrading metal and dielectric reliability due to vulnerability to electromigration (EM) and time-dependent dielectric breakdown (TDDB), respectively. All of these limitations worsen with dimensional scaling.

UR - http://www.scopus.com/inward/record.url?scp=84953257874&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84953257874&partnerID=8YFLogxK

U2 - 10.1017/CBO9781107337886.021

DO - 10.1017/CBO9781107337886.021

M3 - Chapter

AN - SCOPUS:84953257874

SN - 9781107337886

SN - 9781107043183

SP - 381

EP - 412

BT - CMOS and Beyond: Logic Switches for Terascale Integrated Circuits

PB - Cambridge University Press

ER -