Instruction-level impact comparison of RT- vs. gate-level faults in a modern microprocessor controller

Mihalis Maniatakos, Naghmeh Karimi, Chandra Tirumurti, Abhijit Jas, Yiorgos Makris

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We discuss the results of an extensive fault simulation study involving the control logic of a modern Alpha-like microprocessor. In this comparative study, faults are injected in both the RT- and the Gate-Level description of the design and are simulated under actual workload of the microprocessor, which is executing SPEC2000 benchmarks. The objective of this study is to analyze and contrast the impact of RT- and Gate-Level faults on the instruction execution flow of the microprocessor. The key observation is a pronounced consistency in the type and frequency of Instruction Level Errors (ILEs) arising due to RT- vs. Gate-Level faults. The motivation for this work stems from the need to understand the relative importance of low-level faults based on their instruction-level impact, in order to appropriately allocate error detection and/or correction resources. Hence, the consistency revealed through this study implies that such decisions can be made equally effective based on RT-Level fault simulation results, as with their far more computationally-expensive Gate-Level equivalents.

Original languageEnglish (US)
Title of host publicationProceedings - 2009 27th IEEE VLSI Test Symposium, VTS 2009
Pages9-14
Number of pages6
DOIs
StatePublished - Nov 2 2009
Event2009 27th IEEE VLSI Test Symposium, VTS 2009 - Santa Cruz, CA, United States
Duration: May 3 2009May 7 2009

Other

Other2009 27th IEEE VLSI Test Symposium, VTS 2009
CountryUnited States
CitySanta Cruz, CA
Period5/3/095/7/09

Fingerprint

Microprocessor chips
Controllers
Error detection

ASJC Scopus subject areas

  • Computer Science Applications
  • Electrical and Electronic Engineering

Cite this

Maniatakos, M., Karimi, N., Tirumurti, C., Jas, A., & Makris, Y. (2009). Instruction-level impact comparison of RT- vs. gate-level faults in a modern microprocessor controller. In Proceedings - 2009 27th IEEE VLSI Test Symposium, VTS 2009 (pp. 9-14). [5116602] https://doi.org/10.1109/VTS.2009.32

Instruction-level impact comparison of RT- vs. gate-level faults in a modern microprocessor controller. / Maniatakos, Mihalis; Karimi, Naghmeh; Tirumurti, Chandra; Jas, Abhijit; Makris, Yiorgos.

Proceedings - 2009 27th IEEE VLSI Test Symposium, VTS 2009. 2009. p. 9-14 5116602.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Maniatakos, M, Karimi, N, Tirumurti, C, Jas, A & Makris, Y 2009, Instruction-level impact comparison of RT- vs. gate-level faults in a modern microprocessor controller. in Proceedings - 2009 27th IEEE VLSI Test Symposium, VTS 2009., 5116602, pp. 9-14, 2009 27th IEEE VLSI Test Symposium, VTS 2009, Santa Cruz, CA, United States, 5/3/09. https://doi.org/10.1109/VTS.2009.32
Maniatakos M, Karimi N, Tirumurti C, Jas A, Makris Y. Instruction-level impact comparison of RT- vs. gate-level faults in a modern microprocessor controller. In Proceedings - 2009 27th IEEE VLSI Test Symposium, VTS 2009. 2009. p. 9-14. 5116602 https://doi.org/10.1109/VTS.2009.32
Maniatakos, Mihalis ; Karimi, Naghmeh ; Tirumurti, Chandra ; Jas, Abhijit ; Makris, Yiorgos. / Instruction-level impact comparison of RT- vs. gate-level faults in a modern microprocessor controller. Proceedings - 2009 27th IEEE VLSI Test Symposium, VTS 2009. 2009. pp. 9-14
@inproceedings{c548095aa48646f38ca712f2ca0d4316,
title = "Instruction-level impact comparison of RT- vs. gate-level faults in a modern microprocessor controller",
abstract = "We discuss the results of an extensive fault simulation study involving the control logic of a modern Alpha-like microprocessor. In this comparative study, faults are injected in both the RT- and the Gate-Level description of the design and are simulated under actual workload of the microprocessor, which is executing SPEC2000 benchmarks. The objective of this study is to analyze and contrast the impact of RT- and Gate-Level faults on the instruction execution flow of the microprocessor. The key observation is a pronounced consistency in the type and frequency of Instruction Level Errors (ILEs) arising due to RT- vs. Gate-Level faults. The motivation for this work stems from the need to understand the relative importance of low-level faults based on their instruction-level impact, in order to appropriately allocate error detection and/or correction resources. Hence, the consistency revealed through this study implies that such decisions can be made equally effective based on RT-Level fault simulation results, as with their far more computationally-expensive Gate-Level equivalents.",
author = "Mihalis Maniatakos and Naghmeh Karimi and Chandra Tirumurti and Abhijit Jas and Yiorgos Makris",
year = "2009",
month = "11",
day = "2",
doi = "10.1109/VTS.2009.32",
language = "English (US)",
isbn = "9780769535982",
pages = "9--14",
booktitle = "Proceedings - 2009 27th IEEE VLSI Test Symposium, VTS 2009",

}

TY - GEN

T1 - Instruction-level impact comparison of RT- vs. gate-level faults in a modern microprocessor controller

AU - Maniatakos, Mihalis

AU - Karimi, Naghmeh

AU - Tirumurti, Chandra

AU - Jas, Abhijit

AU - Makris, Yiorgos

PY - 2009/11/2

Y1 - 2009/11/2

N2 - We discuss the results of an extensive fault simulation study involving the control logic of a modern Alpha-like microprocessor. In this comparative study, faults are injected in both the RT- and the Gate-Level description of the design and are simulated under actual workload of the microprocessor, which is executing SPEC2000 benchmarks. The objective of this study is to analyze and contrast the impact of RT- and Gate-Level faults on the instruction execution flow of the microprocessor. The key observation is a pronounced consistency in the type and frequency of Instruction Level Errors (ILEs) arising due to RT- vs. Gate-Level faults. The motivation for this work stems from the need to understand the relative importance of low-level faults based on their instruction-level impact, in order to appropriately allocate error detection and/or correction resources. Hence, the consistency revealed through this study implies that such decisions can be made equally effective based on RT-Level fault simulation results, as with their far more computationally-expensive Gate-Level equivalents.

AB - We discuss the results of an extensive fault simulation study involving the control logic of a modern Alpha-like microprocessor. In this comparative study, faults are injected in both the RT- and the Gate-Level description of the design and are simulated under actual workload of the microprocessor, which is executing SPEC2000 benchmarks. The objective of this study is to analyze and contrast the impact of RT- and Gate-Level faults on the instruction execution flow of the microprocessor. The key observation is a pronounced consistency in the type and frequency of Instruction Level Errors (ILEs) arising due to RT- vs. Gate-Level faults. The motivation for this work stems from the need to understand the relative importance of low-level faults based on their instruction-level impact, in order to appropriately allocate error detection and/or correction resources. Hence, the consistency revealed through this study implies that such decisions can be made equally effective based on RT-Level fault simulation results, as with their far more computationally-expensive Gate-Level equivalents.

UR - http://www.scopus.com/inward/record.url?scp=70350376748&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70350376748&partnerID=8YFLogxK

U2 - 10.1109/VTS.2009.32

DO - 10.1109/VTS.2009.32

M3 - Conference contribution

AN - SCOPUS:70350376748

SN - 9780769535982

SP - 9

EP - 14

BT - Proceedings - 2009 27th IEEE VLSI Test Symposium, VTS 2009

ER -