Implementation of an ATM layer chip for B-ISDN applications

Cesar A. Johnston, H. Jonathan Chao

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The application and architecture of an experimental research prototype application specific integrated circuit designed to serve as a generic building block of the future broadband ISDN (B-ISDN) are described. The chip performs common asynchronous transfer mode (ATM) layer functions such as cell assembly and cell disassembly. A Media access control (MAC) protocol developed for a broadband customer premises network is also integrated in the chip. The chip operation modes are controlled through a microcontroller interface. The chip interfaces to the B-ISDN through a SONET STS-3c Framer chip. The ATM-layer chip has been designed using 1.2-μm CMOS technology with a die area of 5.4 mm × 5.4 mm and approximately 27,000 transistors.

Original languageEnglish (US)
Title of host publicationConference Record - International Conference on Communications
PublisherPubl by IEEE
Pages704-710
Number of pages7
Volume2
ISBN (Print)0780300068
StatePublished - 1991
EventInternational Conference on Communications - ICC 91 - Denver, CO, USA
Duration: Jun 23 1991Jun 26 1991

Other

OtherInternational Conference on Communications - ICC 91
CityDenver, CO, USA
Period6/23/916/26/91

Fingerprint

Asynchronous transfer mode
Medium access control
Application specific integrated circuits
Microcontrollers
Transistors
Broadband ISDN

ASJC Scopus subject areas

  • Media Technology

Cite this

Johnston, C. A., & Chao, H. J. (1991). Implementation of an ATM layer chip for B-ISDN applications. In Conference Record - International Conference on Communications (Vol. 2, pp. 704-710). Publ by IEEE.

Implementation of an ATM layer chip for B-ISDN applications. / Johnston, Cesar A.; Chao, H. Jonathan.

Conference Record - International Conference on Communications. Vol. 2 Publ by IEEE, 1991. p. 704-710.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Johnston, CA & Chao, HJ 1991, Implementation of an ATM layer chip for B-ISDN applications. in Conference Record - International Conference on Communications. vol. 2, Publ by IEEE, pp. 704-710, International Conference on Communications - ICC 91, Denver, CO, USA, 6/23/91.
Johnston CA, Chao HJ. Implementation of an ATM layer chip for B-ISDN applications. In Conference Record - International Conference on Communications. Vol. 2. Publ by IEEE. 1991. p. 704-710
Johnston, Cesar A. ; Chao, H. Jonathan. / Implementation of an ATM layer chip for B-ISDN applications. Conference Record - International Conference on Communications. Vol. 2 Publ by IEEE, 1991. pp. 704-710
@inproceedings{e77eae950f804604ae98db9073dbca7e,
title = "Implementation of an ATM layer chip for B-ISDN applications",
abstract = "The application and architecture of an experimental research prototype application specific integrated circuit designed to serve as a generic building block of the future broadband ISDN (B-ISDN) are described. The chip performs common asynchronous transfer mode (ATM) layer functions such as cell assembly and cell disassembly. A Media access control (MAC) protocol developed for a broadband customer premises network is also integrated in the chip. The chip operation modes are controlled through a microcontroller interface. The chip interfaces to the B-ISDN through a SONET STS-3c Framer chip. The ATM-layer chip has been designed using 1.2-μm CMOS technology with a die area of 5.4 mm × 5.4 mm and approximately 27,000 transistors.",
author = "Johnston, {Cesar A.} and Chao, {H. Jonathan}",
year = "1991",
language = "English (US)",
isbn = "0780300068",
volume = "2",
pages = "704--710",
booktitle = "Conference Record - International Conference on Communications",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Implementation of an ATM layer chip for B-ISDN applications

AU - Johnston, Cesar A.

AU - Chao, H. Jonathan

PY - 1991

Y1 - 1991

N2 - The application and architecture of an experimental research prototype application specific integrated circuit designed to serve as a generic building block of the future broadband ISDN (B-ISDN) are described. The chip performs common asynchronous transfer mode (ATM) layer functions such as cell assembly and cell disassembly. A Media access control (MAC) protocol developed for a broadband customer premises network is also integrated in the chip. The chip operation modes are controlled through a microcontroller interface. The chip interfaces to the B-ISDN through a SONET STS-3c Framer chip. The ATM-layer chip has been designed using 1.2-μm CMOS technology with a die area of 5.4 mm × 5.4 mm and approximately 27,000 transistors.

AB - The application and architecture of an experimental research prototype application specific integrated circuit designed to serve as a generic building block of the future broadband ISDN (B-ISDN) are described. The chip performs common asynchronous transfer mode (ATM) layer functions such as cell assembly and cell disassembly. A Media access control (MAC) protocol developed for a broadband customer premises network is also integrated in the chip. The chip operation modes are controlled through a microcontroller interface. The chip interfaces to the B-ISDN through a SONET STS-3c Framer chip. The ATM-layer chip has been designed using 1.2-μm CMOS technology with a die area of 5.4 mm × 5.4 mm and approximately 27,000 transistors.

UR - http://www.scopus.com/inward/record.url?scp=0026382610&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026382610&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0026382610

SN - 0780300068

VL - 2

SP - 704

EP - 710

BT - Conference Record - International Conference on Communications

PB - Publ by IEEE

ER -