Identification of IR-drop hot-spots in defective power distribution network using TDF ATPG

Junxia Ma, Mohammad Tehranipoor, Ozgur Sinanoglu, Sobeeh Almukhaizim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

As technology scales below 45nm and circuit integration density increases, power distribution network (PDN) contributes significantly to the total chip yield, escape, and reliability. Due to lack of controllability and observability, the PDN failure analysis has become extremely challenging. A robust PDN is essential to ensure the performance of circuits on-chip, especially for low power, high-speed designs. The area of PDN and the number of power vias and lines have dramatically increased in complex designs over the past several years resulting in increased defects on PDNs. In this paper, we present an efficient pattern generation flow that targets open defects on PDN. In this flow, the circuit layout is divided into smaller regions based on PDN structures. A vector-pair is generated to increase the region switching activity so that the gates will experience a larger-than-threshold IR-drop which may cause a timing or logic failure if only an open defect exists on power vias or power lines in that region. Various open defects on power/ground lines and vias are inserted and their impacts on circuit performance are investigated. A region sorting procedure is included in the proposed flow to reduce the computing effort. The proposed pattern generation and verification flow is implemented on ITC'99 benchmark circuit b19 and experimental results on open defect-induced IR-drop is presented and analyzed in this paper.

Original languageEnglish (US)
Title of host publicationIDT'10 - 2010 5th International Design and Test Workshop, Proceedings
Pages122-127
Number of pages6
DOIs
StatePublished - Dec 1 2010
Event2010 5th International Design and Test Workshop, IDT'10 - Abu Dhabi, United Arab Emirates
Duration: Dec 14 2010Dec 15 2010

Other

Other2010 5th International Design and Test Workshop, IDT'10
CountryUnited Arab Emirates
CityAbu Dhabi
Period12/14/1012/15/10

Fingerprint

Electric power distribution
Defects
Networks (circuits)
Integrated circuit layout
Observability
Controllability
Sorting
Failure analysis

Keywords

  • ATPG
  • IR-drop
  • Open defect
  • Power distribution network

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Ma, J., Tehranipoor, M., Sinanoglu, O., & Almukhaizim, S. (2010). Identification of IR-drop hot-spots in defective power distribution network using TDF ATPG. In IDT'10 - 2010 5th International Design and Test Workshop, Proceedings (pp. 122-127). [5724422] https://doi.org/10.1109/IDT.2010.5724422

Identification of IR-drop hot-spots in defective power distribution network using TDF ATPG. / Ma, Junxia; Tehranipoor, Mohammad; Sinanoglu, Ozgur; Almukhaizim, Sobeeh.

IDT'10 - 2010 5th International Design and Test Workshop, Proceedings. 2010. p. 122-127 5724422.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ma, J, Tehranipoor, M, Sinanoglu, O & Almukhaizim, S 2010, Identification of IR-drop hot-spots in defective power distribution network using TDF ATPG. in IDT'10 - 2010 5th International Design and Test Workshop, Proceedings., 5724422, pp. 122-127, 2010 5th International Design and Test Workshop, IDT'10, Abu Dhabi, United Arab Emirates, 12/14/10. https://doi.org/10.1109/IDT.2010.5724422
Ma J, Tehranipoor M, Sinanoglu O, Almukhaizim S. Identification of IR-drop hot-spots in defective power distribution network using TDF ATPG. In IDT'10 - 2010 5th International Design and Test Workshop, Proceedings. 2010. p. 122-127. 5724422 https://doi.org/10.1109/IDT.2010.5724422
Ma, Junxia ; Tehranipoor, Mohammad ; Sinanoglu, Ozgur ; Almukhaizim, Sobeeh. / Identification of IR-drop hot-spots in defective power distribution network using TDF ATPG. IDT'10 - 2010 5th International Design and Test Workshop, Proceedings. 2010. pp. 122-127
@inproceedings{ed7071f8d5584b5193b7590493068926,
title = "Identification of IR-drop hot-spots in defective power distribution network using TDF ATPG",
abstract = "As technology scales below 45nm and circuit integration density increases, power distribution network (PDN) contributes significantly to the total chip yield, escape, and reliability. Due to lack of controllability and observability, the PDN failure analysis has become extremely challenging. A robust PDN is essential to ensure the performance of circuits on-chip, especially for low power, high-speed designs. The area of PDN and the number of power vias and lines have dramatically increased in complex designs over the past several years resulting in increased defects on PDNs. In this paper, we present an efficient pattern generation flow that targets open defects on PDN. In this flow, the circuit layout is divided into smaller regions based on PDN structures. A vector-pair is generated to increase the region switching activity so that the gates will experience a larger-than-threshold IR-drop which may cause a timing or logic failure if only an open defect exists on power vias or power lines in that region. Various open defects on power/ground lines and vias are inserted and their impacts on circuit performance are investigated. A region sorting procedure is included in the proposed flow to reduce the computing effort. The proposed pattern generation and verification flow is implemented on ITC'99 benchmark circuit b19 and experimental results on open defect-induced IR-drop is presented and analyzed in this paper.",
keywords = "ATPG, IR-drop, Open defect, Power distribution network",
author = "Junxia Ma and Mohammad Tehranipoor and Ozgur Sinanoglu and Sobeeh Almukhaizim",
year = "2010",
month = "12",
day = "1",
doi = "10.1109/IDT.2010.5724422",
language = "English (US)",
isbn = "9781612842929",
pages = "122--127",
booktitle = "IDT'10 - 2010 5th International Design and Test Workshop, Proceedings",

}

TY - GEN

T1 - Identification of IR-drop hot-spots in defective power distribution network using TDF ATPG

AU - Ma, Junxia

AU - Tehranipoor, Mohammad

AU - Sinanoglu, Ozgur

AU - Almukhaizim, Sobeeh

PY - 2010/12/1

Y1 - 2010/12/1

N2 - As technology scales below 45nm and circuit integration density increases, power distribution network (PDN) contributes significantly to the total chip yield, escape, and reliability. Due to lack of controllability and observability, the PDN failure analysis has become extremely challenging. A robust PDN is essential to ensure the performance of circuits on-chip, especially for low power, high-speed designs. The area of PDN and the number of power vias and lines have dramatically increased in complex designs over the past several years resulting in increased defects on PDNs. In this paper, we present an efficient pattern generation flow that targets open defects on PDN. In this flow, the circuit layout is divided into smaller regions based on PDN structures. A vector-pair is generated to increase the region switching activity so that the gates will experience a larger-than-threshold IR-drop which may cause a timing or logic failure if only an open defect exists on power vias or power lines in that region. Various open defects on power/ground lines and vias are inserted and their impacts on circuit performance are investigated. A region sorting procedure is included in the proposed flow to reduce the computing effort. The proposed pattern generation and verification flow is implemented on ITC'99 benchmark circuit b19 and experimental results on open defect-induced IR-drop is presented and analyzed in this paper.

AB - As technology scales below 45nm and circuit integration density increases, power distribution network (PDN) contributes significantly to the total chip yield, escape, and reliability. Due to lack of controllability and observability, the PDN failure analysis has become extremely challenging. A robust PDN is essential to ensure the performance of circuits on-chip, especially for low power, high-speed designs. The area of PDN and the number of power vias and lines have dramatically increased in complex designs over the past several years resulting in increased defects on PDNs. In this paper, we present an efficient pattern generation flow that targets open defects on PDN. In this flow, the circuit layout is divided into smaller regions based on PDN structures. A vector-pair is generated to increase the region switching activity so that the gates will experience a larger-than-threshold IR-drop which may cause a timing or logic failure if only an open defect exists on power vias or power lines in that region. Various open defects on power/ground lines and vias are inserted and their impacts on circuit performance are investigated. A region sorting procedure is included in the proposed flow to reduce the computing effort. The proposed pattern generation and verification flow is implemented on ITC'99 benchmark circuit b19 and experimental results on open defect-induced IR-drop is presented and analyzed in this paper.

KW - ATPG

KW - IR-drop

KW - Open defect

KW - Power distribution network

UR - http://www.scopus.com/inward/record.url?scp=79953121647&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79953121647&partnerID=8YFLogxK

U2 - 10.1109/IDT.2010.5724422

DO - 10.1109/IDT.2010.5724422

M3 - Conference contribution

SN - 9781612842929

SP - 122

EP - 127

BT - IDT'10 - 2010 5th International Design and Test Workshop, Proceedings

ER -