Hierarchical constraint conscious RT-level test generation

Ozgur Sinanoglu, A. Orailoglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The increasing complexity of ICs necessitates the use of test generation methodologies at higher levels of abstraction. We propose a computationally efficient RT-level test generation methodology that utilizes a divide and conquer approach. The hierarchical constraints for the module under test are identified through the proposed justification and propagation analysis. These constraints are then taken into account during the local test vector generation for the module under test, enabling the identification of the local test vectors that are guaranteed to be effective not only at the module-level but also at the system-level as well. High quality test sets are thus generated by the proposed methodology in a computationally efficient manner. Experimental results verify the performance boosts attained by the proposed methodology as well.

Original languageEnglish (US)
Title of host publicationProceedings - Euromicro Symposium on Digital System Design, DSD 2003
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages312-318
Number of pages7
ISBN (Electronic)0769520030, 9780769520032
DOIs
StatePublished - Jan 1 2003
EventEuromicro Symposium on Digital System Design, DSD 2003 - Belek-Antalya, Turkey
Duration: Sep 1 2003Sep 6 2003

Other

OtherEuromicro Symposium on Digital System Design, DSD 2003
CountryTurkey
CityBelek-Antalya
Period9/1/039/6/03

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Sinanoglu, O., & Orailoglu, A. (2003). Hierarchical constraint conscious RT-level test generation. In Proceedings - Euromicro Symposium on Digital System Design, DSD 2003 (pp. 312-318). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/DSD.2003.1231961

Hierarchical constraint conscious RT-level test generation. / Sinanoglu, Ozgur; Orailoglu, A.

Proceedings - Euromicro Symposium on Digital System Design, DSD 2003. Institute of Electrical and Electronics Engineers Inc., 2003. p. 312-318.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sinanoglu, O & Orailoglu, A 2003, Hierarchical constraint conscious RT-level test generation. in Proceedings - Euromicro Symposium on Digital System Design, DSD 2003. Institute of Electrical and Electronics Engineers Inc., pp. 312-318, Euromicro Symposium on Digital System Design, DSD 2003, Belek-Antalya, Turkey, 9/1/03. https://doi.org/10.1109/DSD.2003.1231961
Sinanoglu O, Orailoglu A. Hierarchical constraint conscious RT-level test generation. In Proceedings - Euromicro Symposium on Digital System Design, DSD 2003. Institute of Electrical and Electronics Engineers Inc. 2003. p. 312-318 https://doi.org/10.1109/DSD.2003.1231961
Sinanoglu, Ozgur ; Orailoglu, A. / Hierarchical constraint conscious RT-level test generation. Proceedings - Euromicro Symposium on Digital System Design, DSD 2003. Institute of Electrical and Electronics Engineers Inc., 2003. pp. 312-318
@inproceedings{f6888b3778004229845e89b39375f884,
title = "Hierarchical constraint conscious RT-level test generation",
abstract = "The increasing complexity of ICs necessitates the use of test generation methodologies at higher levels of abstraction. We propose a computationally efficient RT-level test generation methodology that utilizes a divide and conquer approach. The hierarchical constraints for the module under test are identified through the proposed justification and propagation analysis. These constraints are then taken into account during the local test vector generation for the module under test, enabling the identification of the local test vectors that are guaranteed to be effective not only at the module-level but also at the system-level as well. High quality test sets are thus generated by the proposed methodology in a computationally efficient manner. Experimental results verify the performance boosts attained by the proposed methodology as well.",
author = "Ozgur Sinanoglu and A. Orailoglu",
year = "2003",
month = "1",
day = "1",
doi = "10.1109/DSD.2003.1231961",
language = "English (US)",
pages = "312--318",
booktitle = "Proceedings - Euromicro Symposium on Digital System Design, DSD 2003",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Hierarchical constraint conscious RT-level test generation

AU - Sinanoglu, Ozgur

AU - Orailoglu, A.

PY - 2003/1/1

Y1 - 2003/1/1

N2 - The increasing complexity of ICs necessitates the use of test generation methodologies at higher levels of abstraction. We propose a computationally efficient RT-level test generation methodology that utilizes a divide and conquer approach. The hierarchical constraints for the module under test are identified through the proposed justification and propagation analysis. These constraints are then taken into account during the local test vector generation for the module under test, enabling the identification of the local test vectors that are guaranteed to be effective not only at the module-level but also at the system-level as well. High quality test sets are thus generated by the proposed methodology in a computationally efficient manner. Experimental results verify the performance boosts attained by the proposed methodology as well.

AB - The increasing complexity of ICs necessitates the use of test generation methodologies at higher levels of abstraction. We propose a computationally efficient RT-level test generation methodology that utilizes a divide and conquer approach. The hierarchical constraints for the module under test are identified through the proposed justification and propagation analysis. These constraints are then taken into account during the local test vector generation for the module under test, enabling the identification of the local test vectors that are guaranteed to be effective not only at the module-level but also at the system-level as well. High quality test sets are thus generated by the proposed methodology in a computationally efficient manner. Experimental results verify the performance boosts attained by the proposed methodology as well.

UR - http://www.scopus.com/inward/record.url?scp=84944317958&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84944317958&partnerID=8YFLogxK

U2 - 10.1109/DSD.2003.1231961

DO - 10.1109/DSD.2003.1231961

M3 - Conference contribution

SP - 312

EP - 318

BT - Proceedings - Euromicro Symposium on Digital System Design, DSD 2003

PB - Institute of Electrical and Electronics Engineers Inc.

ER -