Heterogeneous BISR-approach using system level synthesis flexibility

Inki Hong, Miodrag Potkonjak, Ramesh Karri

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

We propose a novel methodology for designing fault-tolerant real-time system to achieve optimal productivity on a single-chip multiprocessor platform using the heterogeneous built-in-self-repair(BISR) based graceful degradation and yield enhancement technique as an embedded optimization engine which exploits task-level scheduling and algorithm selection flexibility. We also developed a hardware fault model for modern superscalar processors and multi-processors which enables an efficient treatment of the synthesis and compilation goals.

Original languageEnglish (US)
Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
PublisherIEEE
Pages289-294
Number of pages6
StatePublished - 1998
EventProceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98) - Yokohama, Jpn
Duration: Feb 10 1998Feb 13 1998

Other

OtherProceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98)
CityYokohama, Jpn
Period2/10/982/13/98

Fingerprint

Real time systems
Repair
Productivity
Scheduling
Engines
Hardware
Degradation

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Hong, I., Potkonjak, M., & Karri, R. (1998). Heterogeneous BISR-approach using system level synthesis flexibility. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 289-294). IEEE.

Heterogeneous BISR-approach using system level synthesis flexibility. / Hong, Inki; Potkonjak, Miodrag; Karri, Ramesh.

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. IEEE, 1998. p. 289-294.

Research output: Chapter in Book/Report/Conference proceedingChapter

Hong, I, Potkonjak, M & Karri, R 1998, Heterogeneous BISR-approach using system level synthesis flexibility. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. IEEE, pp. 289-294, Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98), Yokohama, Jpn, 2/10/98.
Hong I, Potkonjak M, Karri R. Heterogeneous BISR-approach using system level synthesis flexibility. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. IEEE. 1998. p. 289-294
Hong, Inki ; Potkonjak, Miodrag ; Karri, Ramesh. / Heterogeneous BISR-approach using system level synthesis flexibility. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. IEEE, 1998. pp. 289-294
@inbook{90234b74f28d42c6b5788b6d90f82974,
title = "Heterogeneous BISR-approach using system level synthesis flexibility",
abstract = "We propose a novel methodology for designing fault-tolerant real-time system to achieve optimal productivity on a single-chip multiprocessor platform using the heterogeneous built-in-self-repair(BISR) based graceful degradation and yield enhancement technique as an embedded optimization engine which exploits task-level scheduling and algorithm selection flexibility. We also developed a hardware fault model for modern superscalar processors and multi-processors which enables an efficient treatment of the synthesis and compilation goals.",
author = "Inki Hong and Miodrag Potkonjak and Ramesh Karri",
year = "1998",
language = "English (US)",
pages = "289--294",
booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",
publisher = "IEEE",

}

TY - CHAP

T1 - Heterogeneous BISR-approach using system level synthesis flexibility

AU - Hong, Inki

AU - Potkonjak, Miodrag

AU - Karri, Ramesh

PY - 1998

Y1 - 1998

N2 - We propose a novel methodology for designing fault-tolerant real-time system to achieve optimal productivity on a single-chip multiprocessor platform using the heterogeneous built-in-self-repair(BISR) based graceful degradation and yield enhancement technique as an embedded optimization engine which exploits task-level scheduling and algorithm selection flexibility. We also developed a hardware fault model for modern superscalar processors and multi-processors which enables an efficient treatment of the synthesis and compilation goals.

AB - We propose a novel methodology for designing fault-tolerant real-time system to achieve optimal productivity on a single-chip multiprocessor platform using the heterogeneous built-in-self-repair(BISR) based graceful degradation and yield enhancement technique as an embedded optimization engine which exploits task-level scheduling and algorithm selection flexibility. We also developed a hardware fault model for modern superscalar processors and multi-processors which enables an efficient treatment of the synthesis and compilation goals.

UR - http://www.scopus.com/inward/record.url?scp=0032218673&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032218673&partnerID=8YFLogxK

M3 - Chapter

SP - 289

EP - 294

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

PB - IEEE

ER -