Generalized priority queue manager design for ATM switches

H. Jonathan Chao, Daein Jeong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Our concern is the problem of efficiently supporting multiple QOS requirements in ATM networks. A queue manager in ATM network nodes schedules cells' transmission based on their urgencies at the decision moment, while it controls buffer access based on the cells' loss priorities. In this paper, we propose a generalized priority queue manager (GPQM) which supports multiple QOS requirements in class level while also guaranteeing fairness in connection level. It adopts the Self-Clocked Fair Queueing (SCFQ) algorithm to achieve fairness and the Earliest-Due-Date (EDD) scheme to meet various delay requirements. It supports delay requirements management in class level as well as fair scheduling in connection level. For buffer management, it adopts Self-Calibrating Pushout (SCP) for class level control followed by connection level head-of-line cell discarding. The SCP buffer management scheme allows the buffer to be completely shared by all service classes. Moreover, it keeps almost identical cell loss rate among connections in the same loss priority. We present a practical architecture to implement GPQM, facilitated by a new VLSI chip (called Generalized Sequencer chip), an enhanced version of the existing Sequencer chip.

Original languageEnglish (US)
Title of host publicationIEEE International Conference on Communications
PublisherIEEE
Pages740-745
Number of pages6
Volume2
StatePublished - 1996
EventProceedings of the 1996 IEEE International Conference on Communications, ICC'96. Part 1 (of 3) - Dallas, TX, USA
Duration: Jun 23 1996Jun 27 1996

Other

OtherProceedings of the 1996 IEEE International Conference on Communications, ICC'96. Part 1 (of 3)
CityDallas, TX, USA
Period6/23/966/27/96

Fingerprint

Automatic teller machines
Managers
Asynchronous transfer mode
Switches
Level control
Scheduling

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Chao, H. J., & Jeong, D. (1996). Generalized priority queue manager design for ATM switches. In IEEE International Conference on Communications (Vol. 2, pp. 740-745). IEEE.

Generalized priority queue manager design for ATM switches. / Chao, H. Jonathan; Jeong, Daein.

IEEE International Conference on Communications. Vol. 2 IEEE, 1996. p. 740-745.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chao, HJ & Jeong, D 1996, Generalized priority queue manager design for ATM switches. in IEEE International Conference on Communications. vol. 2, IEEE, pp. 740-745, Proceedings of the 1996 IEEE International Conference on Communications, ICC'96. Part 1 (of 3), Dallas, TX, USA, 6/23/96.
Chao HJ, Jeong D. Generalized priority queue manager design for ATM switches. In IEEE International Conference on Communications. Vol. 2. IEEE. 1996. p. 740-745
Chao, H. Jonathan ; Jeong, Daein. / Generalized priority queue manager design for ATM switches. IEEE International Conference on Communications. Vol. 2 IEEE, 1996. pp. 740-745
@inproceedings{d648cc432f1649d68f996fc84de97477,
title = "Generalized priority queue manager design for ATM switches",
abstract = "Our concern is the problem of efficiently supporting multiple QOS requirements in ATM networks. A queue manager in ATM network nodes schedules cells' transmission based on their urgencies at the decision moment, while it controls buffer access based on the cells' loss priorities. In this paper, we propose a generalized priority queue manager (GPQM) which supports multiple QOS requirements in class level while also guaranteeing fairness in connection level. It adopts the Self-Clocked Fair Queueing (SCFQ) algorithm to achieve fairness and the Earliest-Due-Date (EDD) scheme to meet various delay requirements. It supports delay requirements management in class level as well as fair scheduling in connection level. For buffer management, it adopts Self-Calibrating Pushout (SCP) for class level control followed by connection level head-of-line cell discarding. The SCP buffer management scheme allows the buffer to be completely shared by all service classes. Moreover, it keeps almost identical cell loss rate among connections in the same loss priority. We present a practical architecture to implement GPQM, facilitated by a new VLSI chip (called Generalized Sequencer chip), an enhanced version of the existing Sequencer chip.",
author = "Chao, {H. Jonathan} and Daein Jeong",
year = "1996",
language = "English (US)",
volume = "2",
pages = "740--745",
booktitle = "IEEE International Conference on Communications",
publisher = "IEEE",

}

TY - GEN

T1 - Generalized priority queue manager design for ATM switches

AU - Chao, H. Jonathan

AU - Jeong, Daein

PY - 1996

Y1 - 1996

N2 - Our concern is the problem of efficiently supporting multiple QOS requirements in ATM networks. A queue manager in ATM network nodes schedules cells' transmission based on their urgencies at the decision moment, while it controls buffer access based on the cells' loss priorities. In this paper, we propose a generalized priority queue manager (GPQM) which supports multiple QOS requirements in class level while also guaranteeing fairness in connection level. It adopts the Self-Clocked Fair Queueing (SCFQ) algorithm to achieve fairness and the Earliest-Due-Date (EDD) scheme to meet various delay requirements. It supports delay requirements management in class level as well as fair scheduling in connection level. For buffer management, it adopts Self-Calibrating Pushout (SCP) for class level control followed by connection level head-of-line cell discarding. The SCP buffer management scheme allows the buffer to be completely shared by all service classes. Moreover, it keeps almost identical cell loss rate among connections in the same loss priority. We present a practical architecture to implement GPQM, facilitated by a new VLSI chip (called Generalized Sequencer chip), an enhanced version of the existing Sequencer chip.

AB - Our concern is the problem of efficiently supporting multiple QOS requirements in ATM networks. A queue manager in ATM network nodes schedules cells' transmission based on their urgencies at the decision moment, while it controls buffer access based on the cells' loss priorities. In this paper, we propose a generalized priority queue manager (GPQM) which supports multiple QOS requirements in class level while also guaranteeing fairness in connection level. It adopts the Self-Clocked Fair Queueing (SCFQ) algorithm to achieve fairness and the Earliest-Due-Date (EDD) scheme to meet various delay requirements. It supports delay requirements management in class level as well as fair scheduling in connection level. For buffer management, it adopts Self-Calibrating Pushout (SCP) for class level control followed by connection level head-of-line cell discarding. The SCP buffer management scheme allows the buffer to be completely shared by all service classes. Moreover, it keeps almost identical cell loss rate among connections in the same loss priority. We present a practical architecture to implement GPQM, facilitated by a new VLSI chip (called Generalized Sequencer chip), an enhanced version of the existing Sequencer chip.

UR - http://www.scopus.com/inward/record.url?scp=0029709344&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029709344&partnerID=8YFLogxK

M3 - Conference contribution

VL - 2

SP - 740

EP - 745

BT - IEEE International Conference on Communications

PB - IEEE

ER -