Framework for fault-tolerant microarchitecture synthesis

Ramesh Karri, Alex Orailogly

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The trend towards VLSI implementation of crucial tasks in life-critical, mission-critical, and safety-critical applications (such as automobile/process control systems and medical instrumentation) is stimulating the need for on-chip fault-tolerance. The growing demand for quality and fault-tolerance (in addition to speed and reduced area), coupled with the inherent unreliability attendant upon VLSI, has elevated the design of fault-tolerant VLSI systems into a research problem of practical relevance. In this paper, we present a framework that subsumes algorithms for synthesizing self-recovering, fault-secure, and reliable microarchitectures.

Original languageEnglish (US)
Title of host publicationProceedings of the Custom Integrated Circuits Conference
PublisherPubl by IEEE
ISBN (Print)0780308263
StatePublished - 1993
EventProceedings of the IEEE 1993 Custom Integrated Circuits Conference - San Diego, CA, USA
Duration: May 9 1993May 12 1993

Other

OtherProceedings of the IEEE 1993 Custom Integrated Circuits Conference
CitySan Diego, CA, USA
Period5/9/935/12/93

Fingerprint

Fault tolerance
Automobiles
Process control
Control systems

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Karri, R., & Orailogly, A. (1993). Framework for fault-tolerant microarchitecture synthesis. In Proceedings of the Custom Integrated Circuits Conference Publ by IEEE.

Framework for fault-tolerant microarchitecture synthesis. / Karri, Ramesh; Orailogly, Alex.

Proceedings of the Custom Integrated Circuits Conference. Publ by IEEE, 1993.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Karri, R & Orailogly, A 1993, Framework for fault-tolerant microarchitecture synthesis. in Proceedings of the Custom Integrated Circuits Conference. Publ by IEEE, Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, San Diego, CA, USA, 5/9/93.
Karri R, Orailogly A. Framework for fault-tolerant microarchitecture synthesis. In Proceedings of the Custom Integrated Circuits Conference. Publ by IEEE. 1993
Karri, Ramesh ; Orailogly, Alex. / Framework for fault-tolerant microarchitecture synthesis. Proceedings of the Custom Integrated Circuits Conference. Publ by IEEE, 1993.
@inproceedings{f861b744e65c42a583f84f3d987b1b1d,
title = "Framework for fault-tolerant microarchitecture synthesis",
abstract = "The trend towards VLSI implementation of crucial tasks in life-critical, mission-critical, and safety-critical applications (such as automobile/process control systems and medical instrumentation) is stimulating the need for on-chip fault-tolerance. The growing demand for quality and fault-tolerance (in addition to speed and reduced area), coupled with the inherent unreliability attendant upon VLSI, has elevated the design of fault-tolerant VLSI systems into a research problem of practical relevance. In this paper, we present a framework that subsumes algorithms for synthesizing self-recovering, fault-secure, and reliable microarchitectures.",
author = "Ramesh Karri and Alex Orailogly",
year = "1993",
language = "English (US)",
isbn = "0780308263",
booktitle = "Proceedings of the Custom Integrated Circuits Conference",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Framework for fault-tolerant microarchitecture synthesis

AU - Karri, Ramesh

AU - Orailogly, Alex

PY - 1993

Y1 - 1993

N2 - The trend towards VLSI implementation of crucial tasks in life-critical, mission-critical, and safety-critical applications (such as automobile/process control systems and medical instrumentation) is stimulating the need for on-chip fault-tolerance. The growing demand for quality and fault-tolerance (in addition to speed and reduced area), coupled with the inherent unreliability attendant upon VLSI, has elevated the design of fault-tolerant VLSI systems into a research problem of practical relevance. In this paper, we present a framework that subsumes algorithms for synthesizing self-recovering, fault-secure, and reliable microarchitectures.

AB - The trend towards VLSI implementation of crucial tasks in life-critical, mission-critical, and safety-critical applications (such as automobile/process control systems and medical instrumentation) is stimulating the need for on-chip fault-tolerance. The growing demand for quality and fault-tolerance (in addition to speed and reduced area), coupled with the inherent unreliability attendant upon VLSI, has elevated the design of fault-tolerant VLSI systems into a research problem of practical relevance. In this paper, we present a framework that subsumes algorithms for synthesizing self-recovering, fault-secure, and reliable microarchitectures.

UR - http://www.scopus.com/inward/record.url?scp=0027307138&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027307138&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0780308263

BT - Proceedings of the Custom Integrated Circuits Conference

PB - Publ by IEEE

ER -