Fault tolerant arithmetic with applications in nanotechnology based systems

Wenjing Rao, Alex Orailogliu, Ramesh Karri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Several emerging nanotechnologies have been displaying the Negative Differential Resistance (NDR) characteristic, which makes them naturally support multi-valued logic with a large number of logic states. Such multi-valued logic with a large number of logic states can support a native digit-level redundant number system and hence a native digit-level carry save arithmetic. In this paper we present a new approach to linear block code based fault-tolerant arithmetic in NDR nanotechnologies. Specifically, we show how linear block codes can be used for error checking and error correction in carry save arithmetic operations. The proposed approach significantly improves timing and fault-tolerance of arithmetic operations in the highly unreliable nanoelectronic environment. Since digit-level information redundancy via linear block codes is widely used for fault tolerant communications and storage systems, the proposed scheme also unifies the fault tolerance approaches across arithmetic, interconnection and storage subsystems.

Original languageEnglish (US)
Title of host publicationProceedings - International Test Conference
Pages472-478
Number of pages7
StatePublished - 2004
EventProceedings - International Test Conference 2004 - Charlotte, NC, United States
Duration: Oct 26 2004Oct 28 2004

Other

OtherProceedings - International Test Conference 2004
CountryUnited States
CityCharlotte, NC
Period10/26/0410/28/04

Fingerprint

Block codes
Nanotechnology
Fault tolerance
Numbering systems
Nanoelectronics
Error correction
Redundancy
Communication

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Rao, W., Orailogliu, A., & Karri, R. (2004). Fault tolerant arithmetic with applications in nanotechnology based systems. In Proceedings - International Test Conference (pp. 472-478)

Fault tolerant arithmetic with applications in nanotechnology based systems. / Rao, Wenjing; Orailogliu, Alex; Karri, Ramesh.

Proceedings - International Test Conference. 2004. p. 472-478.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Rao, W, Orailogliu, A & Karri, R 2004, Fault tolerant arithmetic with applications in nanotechnology based systems. in Proceedings - International Test Conference. pp. 472-478, Proceedings - International Test Conference 2004, Charlotte, NC, United States, 10/26/04.
Rao W, Orailogliu A, Karri R. Fault tolerant arithmetic with applications in nanotechnology based systems. In Proceedings - International Test Conference. 2004. p. 472-478
Rao, Wenjing ; Orailogliu, Alex ; Karri, Ramesh. / Fault tolerant arithmetic with applications in nanotechnology based systems. Proceedings - International Test Conference. 2004. pp. 472-478
@inproceedings{f6dac662fc0c4538be53a72e25db2f9c,
title = "Fault tolerant arithmetic with applications in nanotechnology based systems",
abstract = "Several emerging nanotechnologies have been displaying the Negative Differential Resistance (NDR) characteristic, which makes them naturally support multi-valued logic with a large number of logic states. Such multi-valued logic with a large number of logic states can support a native digit-level redundant number system and hence a native digit-level carry save arithmetic. In this paper we present a new approach to linear block code based fault-tolerant arithmetic in NDR nanotechnologies. Specifically, we show how linear block codes can be used for error checking and error correction in carry save arithmetic operations. The proposed approach significantly improves timing and fault-tolerance of arithmetic operations in the highly unreliable nanoelectronic environment. Since digit-level information redundancy via linear block codes is widely used for fault tolerant communications and storage systems, the proposed scheme also unifies the fault tolerance approaches across arithmetic, interconnection and storage subsystems.",
author = "Wenjing Rao and Alex Orailogliu and Ramesh Karri",
year = "2004",
language = "English (US)",
pages = "472--478",
booktitle = "Proceedings - International Test Conference",

}

TY - GEN

T1 - Fault tolerant arithmetic with applications in nanotechnology based systems

AU - Rao, Wenjing

AU - Orailogliu, Alex

AU - Karri, Ramesh

PY - 2004

Y1 - 2004

N2 - Several emerging nanotechnologies have been displaying the Negative Differential Resistance (NDR) characteristic, which makes them naturally support multi-valued logic with a large number of logic states. Such multi-valued logic with a large number of logic states can support a native digit-level redundant number system and hence a native digit-level carry save arithmetic. In this paper we present a new approach to linear block code based fault-tolerant arithmetic in NDR nanotechnologies. Specifically, we show how linear block codes can be used for error checking and error correction in carry save arithmetic operations. The proposed approach significantly improves timing and fault-tolerance of arithmetic operations in the highly unreliable nanoelectronic environment. Since digit-level information redundancy via linear block codes is widely used for fault tolerant communications and storage systems, the proposed scheme also unifies the fault tolerance approaches across arithmetic, interconnection and storage subsystems.

AB - Several emerging nanotechnologies have been displaying the Negative Differential Resistance (NDR) characteristic, which makes them naturally support multi-valued logic with a large number of logic states. Such multi-valued logic with a large number of logic states can support a native digit-level redundant number system and hence a native digit-level carry save arithmetic. In this paper we present a new approach to linear block code based fault-tolerant arithmetic in NDR nanotechnologies. Specifically, we show how linear block codes can be used for error checking and error correction in carry save arithmetic operations. The proposed approach significantly improves timing and fault-tolerance of arithmetic operations in the highly unreliable nanoelectronic environment. Since digit-level information redundancy via linear block codes is widely used for fault tolerant communications and storage systems, the proposed scheme also unifies the fault tolerance approaches across arithmetic, interconnection and storage subsystems.

UR - http://www.scopus.com/inward/record.url?scp=18144415114&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=18144415114&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:18144415114

SP - 472

EP - 478

BT - Proceedings - International Test Conference

ER -