Fault model independent, maximal compaction of test responses in the presence of unknown response bits

Ozgur Sinanoglu

    Research output: Contribution to journalArticle

    Abstract

    Test response compaction offers test time and data volume reduction on the output side. An on-chip circuitry, denoted as the response compactor, is utilized, compressing the responses of the circuit, and thus enabling the storage of compacted responses on the tester memory. While the test cost is thus reduced, such a circuitry may result in error masking, and hence the degradation of the fault/error coverage level. Response bits that are unknown during simulation time pose additional challenges on the design of a response compactor, as they contribute to error masking also. Assumptions regarding a particular fault model and/or distribution of unknown response bits ease the design of a response compactor; however, the coverage loss of unmodeled faults is inevitable in the presence of such a compactor. Furthermore, modeled faults also may become unobserved if the distribution of unknown bits deviates from the assumed one. In this paper, we propose a response compaction technique that is independent of any fault model. We design the response compactor based on the expected responses of the circuit under test. As a result, any originally detectable unmodeled defect or modeled fault is still detectable with the proposed compactor, regardless of the number and the distribution of the unknown response bits. The output bit-width of the proposed response compactor is also the minimum that can be achieved when original defect and fault coverage levels are delivered. We also present an analysis that can be utilized for a quick computation of parameters, such as the lower and upper bounds and the expected value for the optimal output bandwidth, which the proposed compaction methodology is capable of attaining. As the proposed technique is a test set-dependent approach, it is more suitable for application in the domain of core-based system-on-chips (SOCs), wherein a set of test vectors and expected responses is delivered along with a core. Parallelism among core tests is increased by narrowing down the bit-width for each core, delivering test time reduction for the SOCs.

    Original languageEnglish (US)
    Pages (from-to)1525-1537
    Number of pages13
    JournalComputer Journal
    Volume55
    Issue number12
    DOIs
    StatePublished - Dec 1 2012

    Fingerprint

    Compaction
    Defects
    Networks (circuits)
    Bandwidth
    Data storage equipment
    Degradation
    Costs
    System-on-chip

    Keywords

    • core-based SOC testing
    • fault model independent compaction
    • minimal bit-width
    • output compaction
    • response compression
    • test response compaction

    ASJC Scopus subject areas

    • Computer Science(all)

    Cite this

    Fault model independent, maximal compaction of test responses in the presence of unknown response bits. / Sinanoglu, Ozgur.

    In: Computer Journal, Vol. 55, No. 12, 01.12.2012, p. 1525-1537.

    Research output: Contribution to journalArticle

    @article{b157dd10d1304ef3beba53e077f24458,
    title = "Fault model independent, maximal compaction of test responses in the presence of unknown response bits",
    abstract = "Test response compaction offers test time and data volume reduction on the output side. An on-chip circuitry, denoted as the response compactor, is utilized, compressing the responses of the circuit, and thus enabling the storage of compacted responses on the tester memory. While the test cost is thus reduced, such a circuitry may result in error masking, and hence the degradation of the fault/error coverage level. Response bits that are unknown during simulation time pose additional challenges on the design of a response compactor, as they contribute to error masking also. Assumptions regarding a particular fault model and/or distribution of unknown response bits ease the design of a response compactor; however, the coverage loss of unmodeled faults is inevitable in the presence of such a compactor. Furthermore, modeled faults also may become unobserved if the distribution of unknown bits deviates from the assumed one. In this paper, we propose a response compaction technique that is independent of any fault model. We design the response compactor based on the expected responses of the circuit under test. As a result, any originally detectable unmodeled defect or modeled fault is still detectable with the proposed compactor, regardless of the number and the distribution of the unknown response bits. The output bit-width of the proposed response compactor is also the minimum that can be achieved when original defect and fault coverage levels are delivered. We also present an analysis that can be utilized for a quick computation of parameters, such as the lower and upper bounds and the expected value for the optimal output bandwidth, which the proposed compaction methodology is capable of attaining. As the proposed technique is a test set-dependent approach, it is more suitable for application in the domain of core-based system-on-chips (SOCs), wherein a set of test vectors and expected responses is delivered along with a core. Parallelism among core tests is increased by narrowing down the bit-width for each core, delivering test time reduction for the SOCs.",
    keywords = "core-based SOC testing, fault model independent compaction, minimal bit-width, output compaction, response compression, test response compaction",
    author = "Ozgur Sinanoglu",
    year = "2012",
    month = "12",
    day = "1",
    doi = "10.1093/comjnl/bxs097",
    language = "English (US)",
    volume = "55",
    pages = "1525--1537",
    journal = "Computer Journal",
    issn = "0010-4620",
    publisher = "Oxford University Press",
    number = "12",

    }

    TY - JOUR

    T1 - Fault model independent, maximal compaction of test responses in the presence of unknown response bits

    AU - Sinanoglu, Ozgur

    PY - 2012/12/1

    Y1 - 2012/12/1

    N2 - Test response compaction offers test time and data volume reduction on the output side. An on-chip circuitry, denoted as the response compactor, is utilized, compressing the responses of the circuit, and thus enabling the storage of compacted responses on the tester memory. While the test cost is thus reduced, such a circuitry may result in error masking, and hence the degradation of the fault/error coverage level. Response bits that are unknown during simulation time pose additional challenges on the design of a response compactor, as they contribute to error masking also. Assumptions regarding a particular fault model and/or distribution of unknown response bits ease the design of a response compactor; however, the coverage loss of unmodeled faults is inevitable in the presence of such a compactor. Furthermore, modeled faults also may become unobserved if the distribution of unknown bits deviates from the assumed one. In this paper, we propose a response compaction technique that is independent of any fault model. We design the response compactor based on the expected responses of the circuit under test. As a result, any originally detectable unmodeled defect or modeled fault is still detectable with the proposed compactor, regardless of the number and the distribution of the unknown response bits. The output bit-width of the proposed response compactor is also the minimum that can be achieved when original defect and fault coverage levels are delivered. We also present an analysis that can be utilized for a quick computation of parameters, such as the lower and upper bounds and the expected value for the optimal output bandwidth, which the proposed compaction methodology is capable of attaining. As the proposed technique is a test set-dependent approach, it is more suitable for application in the domain of core-based system-on-chips (SOCs), wherein a set of test vectors and expected responses is delivered along with a core. Parallelism among core tests is increased by narrowing down the bit-width for each core, delivering test time reduction for the SOCs.

    AB - Test response compaction offers test time and data volume reduction on the output side. An on-chip circuitry, denoted as the response compactor, is utilized, compressing the responses of the circuit, and thus enabling the storage of compacted responses on the tester memory. While the test cost is thus reduced, such a circuitry may result in error masking, and hence the degradation of the fault/error coverage level. Response bits that are unknown during simulation time pose additional challenges on the design of a response compactor, as they contribute to error masking also. Assumptions regarding a particular fault model and/or distribution of unknown response bits ease the design of a response compactor; however, the coverage loss of unmodeled faults is inevitable in the presence of such a compactor. Furthermore, modeled faults also may become unobserved if the distribution of unknown bits deviates from the assumed one. In this paper, we propose a response compaction technique that is independent of any fault model. We design the response compactor based on the expected responses of the circuit under test. As a result, any originally detectable unmodeled defect or modeled fault is still detectable with the proposed compactor, regardless of the number and the distribution of the unknown response bits. The output bit-width of the proposed response compactor is also the minimum that can be achieved when original defect and fault coverage levels are delivered. We also present an analysis that can be utilized for a quick computation of parameters, such as the lower and upper bounds and the expected value for the optimal output bandwidth, which the proposed compaction methodology is capable of attaining. As the proposed technique is a test set-dependent approach, it is more suitable for application in the domain of core-based system-on-chips (SOCs), wherein a set of test vectors and expected responses is delivered along with a core. Parallelism among core tests is increased by narrowing down the bit-width for each core, delivering test time reduction for the SOCs.

    KW - core-based SOC testing

    KW - fault model independent compaction

    KW - minimal bit-width

    KW - output compaction

    KW - response compression

    KW - test response compaction

    UR - http://www.scopus.com/inward/record.url?scp=84870405469&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84870405469&partnerID=8YFLogxK

    U2 - 10.1093/comjnl/bxs097

    DO - 10.1093/comjnl/bxs097

    M3 - Article

    VL - 55

    SP - 1525

    EP - 1537

    JO - Computer Journal

    JF - Computer Journal

    SN - 0010-4620

    IS - 12

    ER -