Fast and energy-frugal deterministic test through efficient compression and compaction techniques

Ozgur Sinanoglu, Alex Orailoglu

Research output: Contribution to journalArticle

Abstract

Conversion of the flip-flops of the circuit into scan cells helps ease the test challenge; yet test application time is increased as serial shift operations are employed. Furthermore, the transitions that occur in the scan chains during these shifts reflect into significant levels of circuit switching unnecessarily, increasing the power dissipated. Judicious encoding of the correlation among the test vectors and construction of a test vector through predecessor updates helps reduce not only test application time but also scan chain transitions as well. Such an encoding scheme, which additionally reduces test data volume, can be further enhanced through appropriately ordering and padding of the test cubes given. The experimental results confirm the significant reductions in test application time, test data volume and test power achieved by the proposed compression methodology.

Original languageEnglish (US)
Pages (from-to)257-266
Number of pages10
JournalJournal of Systems Architecture
Volume50
Issue number5
DOIs
StatePublished - Apr 1 2004

Fingerprint

Compaction
Switching circuits
Flip flop circuits
Networks (circuits)

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture

Cite this

Fast and energy-frugal deterministic test through efficient compression and compaction techniques. / Sinanoglu, Ozgur; Orailoglu, Alex.

In: Journal of Systems Architecture, Vol. 50, No. 5, 01.04.2004, p. 257-266.

Research output: Contribution to journalArticle

@article{5be4ab341cd3461b98ea023f39f89a4e,
title = "Fast and energy-frugal deterministic test through efficient compression and compaction techniques",
abstract = "Conversion of the flip-flops of the circuit into scan cells helps ease the test challenge; yet test application time is increased as serial shift operations are employed. Furthermore, the transitions that occur in the scan chains during these shifts reflect into significant levels of circuit switching unnecessarily, increasing the power dissipated. Judicious encoding of the correlation among the test vectors and construction of a test vector through predecessor updates helps reduce not only test application time but also scan chain transitions as well. Such an encoding scheme, which additionally reduces test data volume, can be further enhanced through appropriately ordering and padding of the test cubes given. The experimental results confirm the significant reductions in test application time, test data volume and test power achieved by the proposed compression methodology.",
author = "Ozgur Sinanoglu and Alex Orailoglu",
year = "2004",
month = "4",
day = "1",
doi = "10.1016/j.sysarc.2003.08.005",
language = "English (US)",
volume = "50",
pages = "257--266",
journal = "Journal of Systems Architecture",
issn = "1383-7621",
publisher = "Elsevier",
number = "5",

}

TY - JOUR

T1 - Fast and energy-frugal deterministic test through efficient compression and compaction techniques

AU - Sinanoglu, Ozgur

AU - Orailoglu, Alex

PY - 2004/4/1

Y1 - 2004/4/1

N2 - Conversion of the flip-flops of the circuit into scan cells helps ease the test challenge; yet test application time is increased as serial shift operations are employed. Furthermore, the transitions that occur in the scan chains during these shifts reflect into significant levels of circuit switching unnecessarily, increasing the power dissipated. Judicious encoding of the correlation among the test vectors and construction of a test vector through predecessor updates helps reduce not only test application time but also scan chain transitions as well. Such an encoding scheme, which additionally reduces test data volume, can be further enhanced through appropriately ordering and padding of the test cubes given. The experimental results confirm the significant reductions in test application time, test data volume and test power achieved by the proposed compression methodology.

AB - Conversion of the flip-flops of the circuit into scan cells helps ease the test challenge; yet test application time is increased as serial shift operations are employed. Furthermore, the transitions that occur in the scan chains during these shifts reflect into significant levels of circuit switching unnecessarily, increasing the power dissipated. Judicious encoding of the correlation among the test vectors and construction of a test vector through predecessor updates helps reduce not only test application time but also scan chain transitions as well. Such an encoding scheme, which additionally reduces test data volume, can be further enhanced through appropriately ordering and padding of the test cubes given. The experimental results confirm the significant reductions in test application time, test data volume and test power achieved by the proposed compression methodology.

UR - http://www.scopus.com/inward/record.url?scp=2342536496&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=2342536496&partnerID=8YFLogxK

U2 - 10.1016/j.sysarc.2003.08.005

DO - 10.1016/j.sysarc.2003.08.005

M3 - Article

AN - SCOPUS:2342536496

VL - 50

SP - 257

EP - 266

JO - Journal of Systems Architecture

JF - Journal of Systems Architecture

SN - 1383-7621

IS - 5

ER -