Extremely thin SOI for system-on-chip applications

A. Khakifirooz, K. Cheng, Q. Liu, T. Nagumo, N. Loubet, A. Reznicek, J. Kuss, J. Gimbert, R. Sreenivasan, M. Vinet, L. Grenouillet, Y. Le Tiec, R. Wacquez, Z. Ren, J. Cai, Davood Shahrjerdi, P. Kulkarni, S. Ponoth, S. Luning, B. Doris

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We review the basics of the extremely thin SOI (ETSOI) technology and how it addresses the main challenges of the CMOS scaling at the 20-nm technology node and beyond. The possibility of VT tuning with backbias, while keeping the channel undoped, opens up new opportunities that are unique to ETSOI. The main device characteristics with regard to low-power and high-performance logic, SRAM, analog and passive devices, and embedded memory are reviewed.

Original languageEnglish (US)
Title of host publicationProceedings of the IEEE 2012 Custom Integrated Circuits Conference, CICC 2012
DOIs
StatePublished - 2012
Event34th Annual Custom Integrated Circuits Conference, CICC 2012 - San Jose, CA, United States
Duration: Sep 9 2012Sep 12 2012

Other

Other34th Annual Custom Integrated Circuits Conference, CICC 2012
CountryUnited States
CitySan Jose, CA
Period9/9/129/12/12

Fingerprint

Static random access storage
Tuning
Data storage equipment
System-on-chip

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Khakifirooz, A., Cheng, K., Liu, Q., Nagumo, T., Loubet, N., Reznicek, A., ... Doris, B. (2012). Extremely thin SOI for system-on-chip applications. In Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, CICC 2012 [6330618] https://doi.org/10.1109/CICC.2012.6330618

Extremely thin SOI for system-on-chip applications. / Khakifirooz, A.; Cheng, K.; Liu, Q.; Nagumo, T.; Loubet, N.; Reznicek, A.; Kuss, J.; Gimbert, J.; Sreenivasan, R.; Vinet, M.; Grenouillet, L.; Le Tiec, Y.; Wacquez, R.; Ren, Z.; Cai, J.; Shahrjerdi, Davood; Kulkarni, P.; Ponoth, S.; Luning, S.; Doris, B.

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, CICC 2012. 2012. 6330618.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Khakifirooz, A, Cheng, K, Liu, Q, Nagumo, T, Loubet, N, Reznicek, A, Kuss, J, Gimbert, J, Sreenivasan, R, Vinet, M, Grenouillet, L, Le Tiec, Y, Wacquez, R, Ren, Z, Cai, J, Shahrjerdi, D, Kulkarni, P, Ponoth, S, Luning, S & Doris, B 2012, Extremely thin SOI for system-on-chip applications. in Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, CICC 2012., 6330618, 34th Annual Custom Integrated Circuits Conference, CICC 2012, San Jose, CA, United States, 9/9/12. https://doi.org/10.1109/CICC.2012.6330618
Khakifirooz A, Cheng K, Liu Q, Nagumo T, Loubet N, Reznicek A et al. Extremely thin SOI for system-on-chip applications. In Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, CICC 2012. 2012. 6330618 https://doi.org/10.1109/CICC.2012.6330618
Khakifirooz, A. ; Cheng, K. ; Liu, Q. ; Nagumo, T. ; Loubet, N. ; Reznicek, A. ; Kuss, J. ; Gimbert, J. ; Sreenivasan, R. ; Vinet, M. ; Grenouillet, L. ; Le Tiec, Y. ; Wacquez, R. ; Ren, Z. ; Cai, J. ; Shahrjerdi, Davood ; Kulkarni, P. ; Ponoth, S. ; Luning, S. ; Doris, B. / Extremely thin SOI for system-on-chip applications. Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, CICC 2012. 2012.
@inproceedings{807c1cbb17e74c82b219310f15bd8845,
title = "Extremely thin SOI for system-on-chip applications",
abstract = "We review the basics of the extremely thin SOI (ETSOI) technology and how it addresses the main challenges of the CMOS scaling at the 20-nm technology node and beyond. The possibility of VT tuning with backbias, while keeping the channel undoped, opens up new opportunities that are unique to ETSOI. The main device characteristics with regard to low-power and high-performance logic, SRAM, analog and passive devices, and embedded memory are reviewed.",
author = "A. Khakifirooz and K. Cheng and Q. Liu and T. Nagumo and N. Loubet and A. Reznicek and J. Kuss and J. Gimbert and R. Sreenivasan and M. Vinet and L. Grenouillet and {Le Tiec}, Y. and R. Wacquez and Z. Ren and J. Cai and Davood Shahrjerdi and P. Kulkarni and S. Ponoth and S. Luning and B. Doris",
year = "2012",
doi = "10.1109/CICC.2012.6330618",
language = "English (US)",
isbn = "9781467315555",
booktitle = "Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, CICC 2012",

}

TY - GEN

T1 - Extremely thin SOI for system-on-chip applications

AU - Khakifirooz, A.

AU - Cheng, K.

AU - Liu, Q.

AU - Nagumo, T.

AU - Loubet, N.

AU - Reznicek, A.

AU - Kuss, J.

AU - Gimbert, J.

AU - Sreenivasan, R.

AU - Vinet, M.

AU - Grenouillet, L.

AU - Le Tiec, Y.

AU - Wacquez, R.

AU - Ren, Z.

AU - Cai, J.

AU - Shahrjerdi, Davood

AU - Kulkarni, P.

AU - Ponoth, S.

AU - Luning, S.

AU - Doris, B.

PY - 2012

Y1 - 2012

N2 - We review the basics of the extremely thin SOI (ETSOI) technology and how it addresses the main challenges of the CMOS scaling at the 20-nm technology node and beyond. The possibility of VT tuning with backbias, while keeping the channel undoped, opens up new opportunities that are unique to ETSOI. The main device characteristics with regard to low-power and high-performance logic, SRAM, analog and passive devices, and embedded memory are reviewed.

AB - We review the basics of the extremely thin SOI (ETSOI) technology and how it addresses the main challenges of the CMOS scaling at the 20-nm technology node and beyond. The possibility of VT tuning with backbias, while keeping the channel undoped, opens up new opportunities that are unique to ETSOI. The main device characteristics with regard to low-power and high-performance logic, SRAM, analog and passive devices, and embedded memory are reviewed.

UR - http://www.scopus.com/inward/record.url?scp=84869463426&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84869463426&partnerID=8YFLogxK

U2 - 10.1109/CICC.2012.6330618

DO - 10.1109/CICC.2012.6330618

M3 - Conference contribution

SN - 9781467315555

BT - Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, CICC 2012

ER -