Expedited-compact architecture for average scan power reduction

Samah Mohamed Ahmed Saeed, Ozgur Sinanoglu

Research output: Contribution to journalArticle

Abstract

A recent trend has been low-power test solutions in the context of compression based scan architectures where filling of x's for higher compression and for lower power are two conflicting objectives. Test generation and/or x-filling solutions for addressing shift and/or capture power have attained reductions at the expense of an increase in pattern count, and thus in test costs. Lower scan-in power is the end-result, while the scan chains eventually receive the intended stimulus intact prior to capture; and, this technique works without clock gating. The shortcoming of the DB architecture [8] is that it only targets scan-in power reduction and overlooks scan-out power. Overwriting of the captured response upon its expedited compaction in all the other scan chains with shifted constant-0 values in turn delivers reductions in scan-out power. For industrial cases that employ 0-fill so as to eliminate transitions in stimuli, the proposed technique is 5 to 66 times more effective than DB in reducing average test power.

Original languageEnglish (US)
Article number6272429
Pages (from-to)25-33
Number of pages9
JournalIEEE Design and Test
Volume30
Issue number3
DOIs
StatePublished - Jan 1 2013

Fingerprint

Compaction
Clocks
Costs

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Expedited-compact architecture for average scan power reduction. / Ahmed Saeed, Samah Mohamed; Sinanoglu, Ozgur.

In: IEEE Design and Test, Vol. 30, No. 3, 6272429, 01.01.2013, p. 25-33.

Research output: Contribution to journalArticle

Ahmed Saeed, Samah Mohamed ; Sinanoglu, Ozgur. / Expedited-compact architecture for average scan power reduction. In: IEEE Design and Test. 2013 ; Vol. 30, No. 3. pp. 25-33.
@article{925a349a27b44bc58d36d3126de0d67a,
title = "Expedited-compact architecture for average scan power reduction",
abstract = "A recent trend has been low-power test solutions in the context of compression based scan architectures where filling of x's for higher compression and for lower power are two conflicting objectives. Test generation and/or x-filling solutions for addressing shift and/or capture power have attained reductions at the expense of an increase in pattern count, and thus in test costs. Lower scan-in power is the end-result, while the scan chains eventually receive the intended stimulus intact prior to capture; and, this technique works without clock gating. The shortcoming of the DB architecture [8] is that it only targets scan-in power reduction and overlooks scan-out power. Overwriting of the captured response upon its expedited compaction in all the other scan chains with shifted constant-0 values in turn delivers reductions in scan-out power. For industrial cases that employ 0-fill so as to eliminate transitions in stimuli, the proposed technique is 5 to 66 times more effective than DB in reducing average test power.",
author = "{Ahmed Saeed}, {Samah Mohamed} and Ozgur Sinanoglu",
year = "2013",
month = "1",
day = "1",
doi = "10.1109/MDT.2012.2213793",
language = "English (US)",
volume = "30",
pages = "25--33",
journal = "IEEE Design and Test",
issn = "2168-2356",
publisher = "IEEE Computer Society",
number = "3",

}

TY - JOUR

T1 - Expedited-compact architecture for average scan power reduction

AU - Ahmed Saeed, Samah Mohamed

AU - Sinanoglu, Ozgur

PY - 2013/1/1

Y1 - 2013/1/1

N2 - A recent trend has been low-power test solutions in the context of compression based scan architectures where filling of x's for higher compression and for lower power are two conflicting objectives. Test generation and/or x-filling solutions for addressing shift and/or capture power have attained reductions at the expense of an increase in pattern count, and thus in test costs. Lower scan-in power is the end-result, while the scan chains eventually receive the intended stimulus intact prior to capture; and, this technique works without clock gating. The shortcoming of the DB architecture [8] is that it only targets scan-in power reduction and overlooks scan-out power. Overwriting of the captured response upon its expedited compaction in all the other scan chains with shifted constant-0 values in turn delivers reductions in scan-out power. For industrial cases that employ 0-fill so as to eliminate transitions in stimuli, the proposed technique is 5 to 66 times more effective than DB in reducing average test power.

AB - A recent trend has been low-power test solutions in the context of compression based scan architectures where filling of x's for higher compression and for lower power are two conflicting objectives. Test generation and/or x-filling solutions for addressing shift and/or capture power have attained reductions at the expense of an increase in pattern count, and thus in test costs. Lower scan-in power is the end-result, while the scan chains eventually receive the intended stimulus intact prior to capture; and, this technique works without clock gating. The shortcoming of the DB architecture [8] is that it only targets scan-in power reduction and overlooks scan-out power. Overwriting of the captured response upon its expedited compaction in all the other scan chains with shifted constant-0 values in turn delivers reductions in scan-out power. For industrial cases that employ 0-fill so as to eliminate transitions in stimuli, the proposed technique is 5 to 66 times more effective than DB in reducing average test power.

UR - http://www.scopus.com/inward/record.url?scp=84898804048&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84898804048&partnerID=8YFLogxK

U2 - 10.1109/MDT.2012.2213793

DO - 10.1109/MDT.2012.2213793

M3 - Article

AN - SCOPUS:84898804048

VL - 30

SP - 25

EP - 33

JO - IEEE Design and Test

JF - IEEE Design and Test

SN - 2168-2356

IS - 3

M1 - 6272429

ER -