Engineering crossbar based emerging memory technologies

Sachhidh Kannan, Jeyavijayan Rajendran, Ramesh Karri, Ozgur Sinanoglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Emerging Resistive Random Access Memories (RRAM) devices are an attractive option for future memory architectures due to their low-power and high density. However, their capacity is limited by sneak paths and the sensitivity of the sense amplifiers (SA). We develop a framework to maximize the capacity of RRAM memories by modeling the interactions between memory capacity, sneak paths, device parameters, and the sense amplifier. The framework explores the design space of the memory by considering different read/write mechanisms, sneak path elimination techniques, and multi-level storage.

Original languageEnglish (US)
Title of host publication2012 IEEE 30th International Conference on Computer Design, ICCD 2012
Pages478-479
Number of pages2
DOIs
StatePublished - 2012
Event2012 IEEE 30th International Conference on Computer Design, ICCD 2012 - Montreal, QC, Canada
Duration: Sep 30 2012Oct 3 2012

Other

Other2012 IEEE 30th International Conference on Computer Design, ICCD 2012
CountryCanada
CityMontreal, QC
Period9/30/1210/3/12

Fingerprint

Data storage equipment
Memory architecture
Computer simulation

Keywords

  • emerging memory technologies
  • memory design
  • optimization
  • Resistive RAM

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

Kannan, S., Rajendran, J., Karri, R., & Sinanoglu, O. (2012). Engineering crossbar based emerging memory technologies. In 2012 IEEE 30th International Conference on Computer Design, ICCD 2012 (pp. 478-479). [6378682] https://doi.org/10.1109/ICCD.2012.6378682

Engineering crossbar based emerging memory technologies. / Kannan, Sachhidh; Rajendran, Jeyavijayan; Karri, Ramesh; Sinanoglu, Ozgur.

2012 IEEE 30th International Conference on Computer Design, ICCD 2012. 2012. p. 478-479 6378682.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kannan, S, Rajendran, J, Karri, R & Sinanoglu, O 2012, Engineering crossbar based emerging memory technologies. in 2012 IEEE 30th International Conference on Computer Design, ICCD 2012., 6378682, pp. 478-479, 2012 IEEE 30th International Conference on Computer Design, ICCD 2012, Montreal, QC, Canada, 9/30/12. https://doi.org/10.1109/ICCD.2012.6378682
Kannan S, Rajendran J, Karri R, Sinanoglu O. Engineering crossbar based emerging memory technologies. In 2012 IEEE 30th International Conference on Computer Design, ICCD 2012. 2012. p. 478-479. 6378682 https://doi.org/10.1109/ICCD.2012.6378682
Kannan, Sachhidh ; Rajendran, Jeyavijayan ; Karri, Ramesh ; Sinanoglu, Ozgur. / Engineering crossbar based emerging memory technologies. 2012 IEEE 30th International Conference on Computer Design, ICCD 2012. 2012. pp. 478-479
@inproceedings{a3a48521ee71446a8506db319a91c312,
title = "Engineering crossbar based emerging memory technologies",
abstract = "Emerging Resistive Random Access Memories (RRAM) devices are an attractive option for future memory architectures due to their low-power and high density. However, their capacity is limited by sneak paths and the sensitivity of the sense amplifiers (SA). We develop a framework to maximize the capacity of RRAM memories by modeling the interactions between memory capacity, sneak paths, device parameters, and the sense amplifier. The framework explores the design space of the memory by considering different read/write mechanisms, sneak path elimination techniques, and multi-level storage.",
keywords = "emerging memory technologies, memory design, optimization, Resistive RAM",
author = "Sachhidh Kannan and Jeyavijayan Rajendran and Ramesh Karri and Ozgur Sinanoglu",
year = "2012",
doi = "10.1109/ICCD.2012.6378682",
language = "English (US)",
isbn = "9781467330503",
pages = "478--479",
booktitle = "2012 IEEE 30th International Conference on Computer Design, ICCD 2012",

}

TY - GEN

T1 - Engineering crossbar based emerging memory technologies

AU - Kannan, Sachhidh

AU - Rajendran, Jeyavijayan

AU - Karri, Ramesh

AU - Sinanoglu, Ozgur

PY - 2012

Y1 - 2012

N2 - Emerging Resistive Random Access Memories (RRAM) devices are an attractive option for future memory architectures due to their low-power and high density. However, their capacity is limited by sneak paths and the sensitivity of the sense amplifiers (SA). We develop a framework to maximize the capacity of RRAM memories by modeling the interactions between memory capacity, sneak paths, device parameters, and the sense amplifier. The framework explores the design space of the memory by considering different read/write mechanisms, sneak path elimination techniques, and multi-level storage.

AB - Emerging Resistive Random Access Memories (RRAM) devices are an attractive option for future memory architectures due to their low-power and high density. However, their capacity is limited by sneak paths and the sensitivity of the sense amplifiers (SA). We develop a framework to maximize the capacity of RRAM memories by modeling the interactions between memory capacity, sneak paths, device parameters, and the sense amplifier. The framework explores the design space of the memory by considering different read/write mechanisms, sneak path elimination techniques, and multi-level storage.

KW - emerging memory technologies

KW - memory design

KW - optimization

KW - Resistive RAM

UR - http://www.scopus.com/inward/record.url?scp=84872093281&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84872093281&partnerID=8YFLogxK

U2 - 10.1109/ICCD.2012.6378682

DO - 10.1109/ICCD.2012.6378682

M3 - Conference contribution

SN - 9781467330503

SP - 478

EP - 479

BT - 2012 IEEE 30th International Conference on Computer Design, ICCD 2012

ER -