Efficient buffering and scheduling for a single-chip crosspoint-queued switch

Zizhong Cao, Shivendra Panwar

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The single-chip crosspoint-queued (CQ) switch is a self-sufficient switching architecture enabled by state-of-art ASIC technology. Unlike the legacy input-queued or output-queued switches, this kind of switch has all its buffers placed at the crosspoints of input and output lines. Scheduling is also performed inside the switching core, and does not rely on instantaneous communications with input or output line-cards. Compared with other legacy switching architectures, the CQ switch has the advantages of high throughput, minimal delay, low scheduling complexity, and no speedup requirement. However, since the crosspoint buffers are small and segregated, packets may be dropped as soon as one of them becomes full. Thus how to efficiently use the crosspoint buffers and decrease the packet drop rate remains a major problem that needs to be addressed. In this paper, we propose a novel chained structure for the CQ switch, which supports load balancing and deflection routing. We also design scheduling algorithms to maintain the correct packet order caused by multi-path switching. All these techniques require modest hardware modifications and memory speedup in the switching core, but can greatly boost the overall buffer utilization and reduce the packet drop rate, especially for large switches with small crosspoint buffers under bursty and non-uniform traffic.

Original languageEnglish (US)
Title of host publicationANCS 2012 - Proceedings of the 8th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
Pages111-122
Number of pages12
DOIs
StatePublished - 2012
Event8th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, ANCS 2012 - Austin, TX, United States
Duration: Oct 29 2012Oct 30 2012

Other

Other8th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, ANCS 2012
CountryUnited States
CityAustin, TX
Period10/29/1210/30/12

Fingerprint

Scheduling
Switches
Application specific integrated circuits
Scheduling algorithms
Computer hardware
Resource allocation
Throughput
Data storage equipment
Communication

Keywords

  • crossbar
  • deflection routing
  • load balancing
  • single-chip

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture

Cite this

Cao, Z., & Panwar, S. (2012). Efficient buffering and scheduling for a single-chip crosspoint-queued switch. In ANCS 2012 - Proceedings of the 8th ACM/IEEE Symposium on Architectures for Networking and Communications Systems (pp. 111-122) https://doi.org/10.1145/2396556.2396580

Efficient buffering and scheduling for a single-chip crosspoint-queued switch. / Cao, Zizhong; Panwar, Shivendra.

ANCS 2012 - Proceedings of the 8th ACM/IEEE Symposium on Architectures for Networking and Communications Systems. 2012. p. 111-122.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Cao, Z & Panwar, S 2012, Efficient buffering and scheduling for a single-chip crosspoint-queued switch. in ANCS 2012 - Proceedings of the 8th ACM/IEEE Symposium on Architectures for Networking and Communications Systems. pp. 111-122, 8th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, ANCS 2012, Austin, TX, United States, 10/29/12. https://doi.org/10.1145/2396556.2396580
Cao Z, Panwar S. Efficient buffering and scheduling for a single-chip crosspoint-queued switch. In ANCS 2012 - Proceedings of the 8th ACM/IEEE Symposium on Architectures for Networking and Communications Systems. 2012. p. 111-122 https://doi.org/10.1145/2396556.2396580
Cao, Zizhong ; Panwar, Shivendra. / Efficient buffering and scheduling for a single-chip crosspoint-queued switch. ANCS 2012 - Proceedings of the 8th ACM/IEEE Symposium on Architectures for Networking and Communications Systems. 2012. pp. 111-122
@inproceedings{28e020d39f734852a5d7405159cf7ef2,
title = "Efficient buffering and scheduling for a single-chip crosspoint-queued switch",
abstract = "The single-chip crosspoint-queued (CQ) switch is a self-sufficient switching architecture enabled by state-of-art ASIC technology. Unlike the legacy input-queued or output-queued switches, this kind of switch has all its buffers placed at the crosspoints of input and output lines. Scheduling is also performed inside the switching core, and does not rely on instantaneous communications with input or output line-cards. Compared with other legacy switching architectures, the CQ switch has the advantages of high throughput, minimal delay, low scheduling complexity, and no speedup requirement. However, since the crosspoint buffers are small and segregated, packets may be dropped as soon as one of them becomes full. Thus how to efficiently use the crosspoint buffers and decrease the packet drop rate remains a major problem that needs to be addressed. In this paper, we propose a novel chained structure for the CQ switch, which supports load balancing and deflection routing. We also design scheduling algorithms to maintain the correct packet order caused by multi-path switching. All these techniques require modest hardware modifications and memory speedup in the switching core, but can greatly boost the overall buffer utilization and reduce the packet drop rate, especially for large switches with small crosspoint buffers under bursty and non-uniform traffic.",
keywords = "crossbar, deflection routing, load balancing, single-chip",
author = "Zizhong Cao and Shivendra Panwar",
year = "2012",
doi = "10.1145/2396556.2396580",
language = "English (US)",
isbn = "9781450316859",
pages = "111--122",
booktitle = "ANCS 2012 - Proceedings of the 8th ACM/IEEE Symposium on Architectures for Networking and Communications Systems",

}

TY - GEN

T1 - Efficient buffering and scheduling for a single-chip crosspoint-queued switch

AU - Cao, Zizhong

AU - Panwar, Shivendra

PY - 2012

Y1 - 2012

N2 - The single-chip crosspoint-queued (CQ) switch is a self-sufficient switching architecture enabled by state-of-art ASIC technology. Unlike the legacy input-queued or output-queued switches, this kind of switch has all its buffers placed at the crosspoints of input and output lines. Scheduling is also performed inside the switching core, and does not rely on instantaneous communications with input or output line-cards. Compared with other legacy switching architectures, the CQ switch has the advantages of high throughput, minimal delay, low scheduling complexity, and no speedup requirement. However, since the crosspoint buffers are small and segregated, packets may be dropped as soon as one of them becomes full. Thus how to efficiently use the crosspoint buffers and decrease the packet drop rate remains a major problem that needs to be addressed. In this paper, we propose a novel chained structure for the CQ switch, which supports load balancing and deflection routing. We also design scheduling algorithms to maintain the correct packet order caused by multi-path switching. All these techniques require modest hardware modifications and memory speedup in the switching core, but can greatly boost the overall buffer utilization and reduce the packet drop rate, especially for large switches with small crosspoint buffers under bursty and non-uniform traffic.

AB - The single-chip crosspoint-queued (CQ) switch is a self-sufficient switching architecture enabled by state-of-art ASIC technology. Unlike the legacy input-queued or output-queued switches, this kind of switch has all its buffers placed at the crosspoints of input and output lines. Scheduling is also performed inside the switching core, and does not rely on instantaneous communications with input or output line-cards. Compared with other legacy switching architectures, the CQ switch has the advantages of high throughput, minimal delay, low scheduling complexity, and no speedup requirement. However, since the crosspoint buffers are small and segregated, packets may be dropped as soon as one of them becomes full. Thus how to efficiently use the crosspoint buffers and decrease the packet drop rate remains a major problem that needs to be addressed. In this paper, we propose a novel chained structure for the CQ switch, which supports load balancing and deflection routing. We also design scheduling algorithms to maintain the correct packet order caused by multi-path switching. All these techniques require modest hardware modifications and memory speedup in the switching core, but can greatly boost the overall buffer utilization and reduce the packet drop rate, especially for large switches with small crosspoint buffers under bursty and non-uniform traffic.

KW - crossbar

KW - deflection routing

KW - load balancing

KW - single-chip

UR - http://www.scopus.com/inward/record.url?scp=84871322869&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84871322869&partnerID=8YFLogxK

U2 - 10.1145/2396556.2396580

DO - 10.1145/2396556.2396580

M3 - Conference contribution

SN - 9781450316859

SP - 111

EP - 122

BT - ANCS 2012 - Proceedings of the 8th ACM/IEEE Symposium on Architectures for Networking and Communications Systems

ER -