Dynamic test data transformations for average and peak power reductions

Ozgur Sinanoglu, Ismet Bayraktaroglu, Alex Orailoglu

Research output: Contribution to journalConference article

Abstract

Parallel test application helps reduce the otherwise considerable test times in SOCs; yet its applicability is limited by average and peak power considerations. The typical test vector loading techniques result in frequent transitions in the scan chain, which in turn reflect into significant levels of circuit switching unnecessarily. Judicious utilization of logic in the scan chain can help reduce transitions while loading the test vector needed. The transitions embedded in both test stimuli and the responses are handled through scan chain modifications consisting of logic gate insertion between scan cells as well as inversion of capture paths with no performance degradation. To reduce average and peak power, we herein propose computationally efficient schemes that identify the location and the type of logic to be inserted. The experimental results confirm the significant reductions in test power possible under the proposed scheme.

Original languageEnglish (US)
Article number1029647
Pages (from-to)113-118
Number of pages6
JournalProceedings of the European Test Workshop
Volume2002-January
Issue numberJanuary
DOIs
StatePublished - Jan 1 2002
Event7th IEEE European Test Workshop, ETW 2002 - Corfu, Greece
Duration: May 26 2002May 29 2002

Fingerprint

Switching circuits
Logic gates
Degradation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Industrial and Manufacturing Engineering
  • Software

Cite this

Dynamic test data transformations for average and peak power reductions. / Sinanoglu, Ozgur; Bayraktaroglu, Ismet; Orailoglu, Alex.

In: Proceedings of the European Test Workshop, Vol. 2002-January, No. January, 1029647, 01.01.2002, p. 113-118.

Research output: Contribution to journalConference article

Sinanoglu, Ozgur ; Bayraktaroglu, Ismet ; Orailoglu, Alex. / Dynamic test data transformations for average and peak power reductions. In: Proceedings of the European Test Workshop. 2002 ; Vol. 2002-January, No. January. pp. 113-118.
@article{bc356c5ce07c4a6f8cdaf244b6d2f963,
title = "Dynamic test data transformations for average and peak power reductions",
abstract = "Parallel test application helps reduce the otherwise considerable test times in SOCs; yet its applicability is limited by average and peak power considerations. The typical test vector loading techniques result in frequent transitions in the scan chain, which in turn reflect into significant levels of circuit switching unnecessarily. Judicious utilization of logic in the scan chain can help reduce transitions while loading the test vector needed. The transitions embedded in both test stimuli and the responses are handled through scan chain modifications consisting of logic gate insertion between scan cells as well as inversion of capture paths with no performance degradation. To reduce average and peak power, we herein propose computationally efficient schemes that identify the location and the type of logic to be inserted. The experimental results confirm the significant reductions in test power possible under the proposed scheme.",
author = "Ozgur Sinanoglu and Ismet Bayraktaroglu and Alex Orailoglu",
year = "2002",
month = "1",
day = "1",
doi = "10.1109/ETW.2002.1029647",
language = "English (US)",
volume = "2002-January",
pages = "113--118",
journal = "Proceedings of the European Test Workshop",
issn = "1530-1877",
number = "January",

}

TY - JOUR

T1 - Dynamic test data transformations for average and peak power reductions

AU - Sinanoglu, Ozgur

AU - Bayraktaroglu, Ismet

AU - Orailoglu, Alex

PY - 2002/1/1

Y1 - 2002/1/1

N2 - Parallel test application helps reduce the otherwise considerable test times in SOCs; yet its applicability is limited by average and peak power considerations. The typical test vector loading techniques result in frequent transitions in the scan chain, which in turn reflect into significant levels of circuit switching unnecessarily. Judicious utilization of logic in the scan chain can help reduce transitions while loading the test vector needed. The transitions embedded in both test stimuli and the responses are handled through scan chain modifications consisting of logic gate insertion between scan cells as well as inversion of capture paths with no performance degradation. To reduce average and peak power, we herein propose computationally efficient schemes that identify the location and the type of logic to be inserted. The experimental results confirm the significant reductions in test power possible under the proposed scheme.

AB - Parallel test application helps reduce the otherwise considerable test times in SOCs; yet its applicability is limited by average and peak power considerations. The typical test vector loading techniques result in frequent transitions in the scan chain, which in turn reflect into significant levels of circuit switching unnecessarily. Judicious utilization of logic in the scan chain can help reduce transitions while loading the test vector needed. The transitions embedded in both test stimuli and the responses are handled through scan chain modifications consisting of logic gate insertion between scan cells as well as inversion of capture paths with no performance degradation. To reduce average and peak power, we herein propose computationally efficient schemes that identify the location and the type of logic to be inserted. The experimental results confirm the significant reductions in test power possible under the proposed scheme.

UR - http://www.scopus.com/inward/record.url?scp=84882555044&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84882555044&partnerID=8YFLogxK

U2 - 10.1109/ETW.2002.1029647

DO - 10.1109/ETW.2002.1029647

M3 - Conference article

AN - SCOPUS:84882555044

VL - 2002-January

SP - 113

EP - 118

JO - Proceedings of the European Test Workshop

JF - Proceedings of the European Test Workshop

SN - 1530-1877

IS - January

M1 - 1029647

ER -