Dynamic scan chain partitioning for reducing peak shift power during test

Sobeeh Almukhaizim, Ozgur Sinanoglu

Research output: Contribution to journalArticle

Abstract

Scan chain partitioning techniques are quite effective in reducing test power, as the rippling in the clock network, scan chains, and logic is reduced altogether. Partitioning approaches implemented in a static manner may fail to reduce peak power down to the desired level, however, depending on the transition distribution of the problematic pattern in the statically constructed scan chain partitions. In this paper, we propose a dynamic partitioning approach capable of adapting to the transition distribution of any test pattern and, thus, of delivering near-perfect peak power reductions. The proposed dynamic partitioning hardware allows for the partitioning reconfiguration on a per test pattern basis, hence delivering a solution that is test set independent, yet its quality is superior to that of any test set dependent solution.

Original languageEnglish (US)
Article number4757340
Pages (from-to)298-302
Number of pages5
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume28
Issue number2
DOIs
StatePublished - Feb 1 2009

Fingerprint

Clocks
Hardware

Keywords

  • Dynamic partitioning
  • Scan chain partitioning
  • Test power reduction

ASJC Scopus subject areas

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Dynamic scan chain partitioning for reducing peak shift power during test. / Almukhaizim, Sobeeh; Sinanoglu, Ozgur.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 28, No. 2, 4757340, 01.02.2009, p. 298-302.

Research output: Contribution to journalArticle

@article{22dcc4c937814a1ea145a9115a3e4ad1,
title = "Dynamic scan chain partitioning for reducing peak shift power during test",
abstract = "Scan chain partitioning techniques are quite effective in reducing test power, as the rippling in the clock network, scan chains, and logic is reduced altogether. Partitioning approaches implemented in a static manner may fail to reduce peak power down to the desired level, however, depending on the transition distribution of the problematic pattern in the statically constructed scan chain partitions. In this paper, we propose a dynamic partitioning approach capable of adapting to the transition distribution of any test pattern and, thus, of delivering near-perfect peak power reductions. The proposed dynamic partitioning hardware allows for the partitioning reconfiguration on a per test pattern basis, hence delivering a solution that is test set independent, yet its quality is superior to that of any test set dependent solution.",
keywords = "Dynamic partitioning, Scan chain partitioning, Test power reduction",
author = "Sobeeh Almukhaizim and Ozgur Sinanoglu",
year = "2009",
month = "2",
day = "1",
doi = "10.1109/TCAD.2008.2009159",
language = "English (US)",
volume = "28",
pages = "298--302",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - Dynamic scan chain partitioning for reducing peak shift power during test

AU - Almukhaizim, Sobeeh

AU - Sinanoglu, Ozgur

PY - 2009/2/1

Y1 - 2009/2/1

N2 - Scan chain partitioning techniques are quite effective in reducing test power, as the rippling in the clock network, scan chains, and logic is reduced altogether. Partitioning approaches implemented in a static manner may fail to reduce peak power down to the desired level, however, depending on the transition distribution of the problematic pattern in the statically constructed scan chain partitions. In this paper, we propose a dynamic partitioning approach capable of adapting to the transition distribution of any test pattern and, thus, of delivering near-perfect peak power reductions. The proposed dynamic partitioning hardware allows for the partitioning reconfiguration on a per test pattern basis, hence delivering a solution that is test set independent, yet its quality is superior to that of any test set dependent solution.

AB - Scan chain partitioning techniques are quite effective in reducing test power, as the rippling in the clock network, scan chains, and logic is reduced altogether. Partitioning approaches implemented in a static manner may fail to reduce peak power down to the desired level, however, depending on the transition distribution of the problematic pattern in the statically constructed scan chain partitions. In this paper, we propose a dynamic partitioning approach capable of adapting to the transition distribution of any test pattern and, thus, of delivering near-perfect peak power reductions. The proposed dynamic partitioning hardware allows for the partitioning reconfiguration on a per test pattern basis, hence delivering a solution that is test set independent, yet its quality is superior to that of any test set dependent solution.

KW - Dynamic partitioning

KW - Scan chain partitioning

KW - Test power reduction

UR - http://www.scopus.com/inward/record.url?scp=59049093336&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=59049093336&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2008.2009159

DO - 10.1109/TCAD.2008.2009159

M3 - Article

VL - 28

SP - 298

EP - 302

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 2

M1 - 4757340

ER -