Designing high-performance, power-efficient NoCs with embedded silicon-in-silica nanophotonics

Elena Kakoulli, Vassos Soteriou Soteriou, Charalambos Koutsides, Kyriacos Kalli

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

On-chip electrical links exhibit large energy-to-bandwidth costs, whereas on-chip nanophotonics, which attain high throughput, yet energy-efficient communication, have emerged as an alternative interconnect in multicore chips. Here we consider silicon nanophotonic components that are embedded completely within the silica (SiO2) substrate as opposed to existing die on-surface silicon nanophotonics. As nanophotonic components now reside subsurface, within the silica substrate, non-obstructive interconnect geometries offering higher network throughput can be implemented. First, we show using detailed simulations based on commercial tools that such Silicon-in-Silica (SiS) structures are feasible, and then demonstrate our proof of concept by utilizing a SiS-based mesh-interconnected topology with augmented diagonal optical channels that provides both higher effective throughput and throughput-to-power ratio versus prior-art. Copyright is held by the owner/author(s).

Original languageEnglish (US)
Title of host publicationProceedings - 2015 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015
EditorsDiana Marculescu, Andre Ivanov, Partha Pratim Pande, Jose Flich
PublisherAssociation for Computing Machinery, Inc
ISBN (Electronic)9781450333962
DOIs
StatePublished - Sep 28 2015
Event9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015 - Vancouver, Canada
Duration: Sep 28 2015Sep 30 2015

Other

Other9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015
CountryCanada
CityVancouver
Period9/28/159/30/15

Fingerprint

Nanophotonics
Silica
Throughput
Silicon
Substrates
Telecommunication links
Topology
Bandwidth
Geometry
Communication
Costs

Keywords

  • On-chip nanophotonics
  • Silicon-in-silica
  • Topology

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Kakoulli, E., Soteriou, V. S., Koutsides, C., & Kalli, K. (2015). Designing high-performance, power-efficient NoCs with embedded silicon-in-silica nanophotonics. In D. Marculescu, A. Ivanov, P. P. Pande, & J. Flich (Eds.), Proceedings - 2015 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015 [2786588] Association for Computing Machinery, Inc. https://doi.org/10.1145/2786572.2786588

Designing high-performance, power-efficient NoCs with embedded silicon-in-silica nanophotonics. / Kakoulli, Elena; Soteriou, Vassos Soteriou; Koutsides, Charalambos; Kalli, Kyriacos.

Proceedings - 2015 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015. ed. / Diana Marculescu; Andre Ivanov; Partha Pratim Pande; Jose Flich. Association for Computing Machinery, Inc, 2015. 2786588.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kakoulli, E, Soteriou, VS, Koutsides, C & Kalli, K 2015, Designing high-performance, power-efficient NoCs with embedded silicon-in-silica nanophotonics. in D Marculescu, A Ivanov, PP Pande & J Flich (eds), Proceedings - 2015 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015., 2786588, Association for Computing Machinery, Inc, 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015, Vancouver, Canada, 9/28/15. https://doi.org/10.1145/2786572.2786588
Kakoulli E, Soteriou VS, Koutsides C, Kalli K. Designing high-performance, power-efficient NoCs with embedded silicon-in-silica nanophotonics. In Marculescu D, Ivanov A, Pande PP, Flich J, editors, Proceedings - 2015 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015. Association for Computing Machinery, Inc. 2015. 2786588 https://doi.org/10.1145/2786572.2786588
Kakoulli, Elena ; Soteriou, Vassos Soteriou ; Koutsides, Charalambos ; Kalli, Kyriacos. / Designing high-performance, power-efficient NoCs with embedded silicon-in-silica nanophotonics. Proceedings - 2015 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015. editor / Diana Marculescu ; Andre Ivanov ; Partha Pratim Pande ; Jose Flich. Association for Computing Machinery, Inc, 2015.
@inproceedings{f347eb4dc7fd4ae4b57d8f65636b07f2,
title = "Designing high-performance, power-efficient NoCs with embedded silicon-in-silica nanophotonics",
abstract = "On-chip electrical links exhibit large energy-to-bandwidth costs, whereas on-chip nanophotonics, which attain high throughput, yet energy-efficient communication, have emerged as an alternative interconnect in multicore chips. Here we consider silicon nanophotonic components that are embedded completely within the silica (SiO2) substrate as opposed to existing die on-surface silicon nanophotonics. As nanophotonic components now reside subsurface, within the silica substrate, non-obstructive interconnect geometries offering higher network throughput can be implemented. First, we show using detailed simulations based on commercial tools that such Silicon-in-Silica (SiS) structures are feasible, and then demonstrate our proof of concept by utilizing a SiS-based mesh-interconnected topology with augmented diagonal optical channels that provides both higher effective throughput and throughput-to-power ratio versus prior-art. Copyright is held by the owner/author(s).",
keywords = "On-chip nanophotonics, Silicon-in-silica, Topology",
author = "Elena Kakoulli and Soteriou, {Vassos Soteriou} and Charalambos Koutsides and Kyriacos Kalli",
year = "2015",
month = "9",
day = "28",
doi = "10.1145/2786572.2786588",
language = "English (US)",
editor = "Diana Marculescu and Andre Ivanov and Pande, {Partha Pratim} and Jose Flich",
booktitle = "Proceedings - 2015 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015",
publisher = "Association for Computing Machinery, Inc",

}

TY - GEN

T1 - Designing high-performance, power-efficient NoCs with embedded silicon-in-silica nanophotonics

AU - Kakoulli, Elena

AU - Soteriou, Vassos Soteriou

AU - Koutsides, Charalambos

AU - Kalli, Kyriacos

PY - 2015/9/28

Y1 - 2015/9/28

N2 - On-chip electrical links exhibit large energy-to-bandwidth costs, whereas on-chip nanophotonics, which attain high throughput, yet energy-efficient communication, have emerged as an alternative interconnect in multicore chips. Here we consider silicon nanophotonic components that are embedded completely within the silica (SiO2) substrate as opposed to existing die on-surface silicon nanophotonics. As nanophotonic components now reside subsurface, within the silica substrate, non-obstructive interconnect geometries offering higher network throughput can be implemented. First, we show using detailed simulations based on commercial tools that such Silicon-in-Silica (SiS) structures are feasible, and then demonstrate our proof of concept by utilizing a SiS-based mesh-interconnected topology with augmented diagonal optical channels that provides both higher effective throughput and throughput-to-power ratio versus prior-art. Copyright is held by the owner/author(s).

AB - On-chip electrical links exhibit large energy-to-bandwidth costs, whereas on-chip nanophotonics, which attain high throughput, yet energy-efficient communication, have emerged as an alternative interconnect in multicore chips. Here we consider silicon nanophotonic components that are embedded completely within the silica (SiO2) substrate as opposed to existing die on-surface silicon nanophotonics. As nanophotonic components now reside subsurface, within the silica substrate, non-obstructive interconnect geometries offering higher network throughput can be implemented. First, we show using detailed simulations based on commercial tools that such Silicon-in-Silica (SiS) structures are feasible, and then demonstrate our proof of concept by utilizing a SiS-based mesh-interconnected topology with augmented diagonal optical channels that provides both higher effective throughput and throughput-to-power ratio versus prior-art. Copyright is held by the owner/author(s).

KW - On-chip nanophotonics

KW - Silicon-in-silica

KW - Topology

UR - http://www.scopus.com/inward/record.url?scp=84984626905&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84984626905&partnerID=8YFLogxK

U2 - 10.1145/2786572.2786588

DO - 10.1145/2786572.2786588

M3 - Conference contribution

AN - SCOPUS:84984626905

BT - Proceedings - 2015 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015

A2 - Marculescu, Diana

A2 - Ivanov, Andre

A2 - Pande, Partha Pratim

A2 - Flich, Jose

PB - Association for Computing Machinery, Inc

ER -