Design of high-performance, power-efficient optical NoCs using Silica-embedded silicon nanophotonics

Elena Kakoulli, Vassos Soteriou Soteriou, Charalambos Koutsides, Kyriacos Kalli

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

With on-chip electrical interconnects being marred by high energy-To-bandwidth costs, threatening multicore scalability, on-chip nanophotonics, which offer high throughput, yet energy-efficient communication, form an alternative attractive counterpart. In this paper we consider silicon nanophotonic components that are embedded completely within the silica (SiO2) substrate as opposed to prior-Art that utilizes die on-surface silicon nanophotonics. As nanophotonic components now reside in the silica substrate's subsurface non-obstructive interconnect geometries offering higher network throughput can be implemented. First, we show using detailed simulations based on commercial optical tools that such Silicon-In-Silica (SiS) structures are feasible, derive their geometry characteristics and design parameters, and then demonstrate our proof of concept by utilizing a hybrid SiS-based photonic mesh-diagonal links network-on-chip topology. In pushing the performance envelope even more, we next develop (1) an associated contention-Aware photonic adaptive routing function, and (2) a parallelized photonic channel allocation scheme, that in tandem further reduce message delivery latency. An extensive experimental evaluation, including utilizing traffic benchmarks gathered from full-system chip multiprocessor simulations, shows that our methodology boosts network throughput by up to 30.8%, reduces communication latency by up to 22.5%, and improves the throughput-To-power ratio by up to 23.7% when compared to prior-Art.

Original languageEnglish (US)
Title of host publicationProceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1-8
Number of pages8
ISBN (Electronic)9781467371650
DOIs
StatePublished - Dec 14 2015
Event33rd IEEE International Conference on Computer Design, ICCD 2015 - New York City, United States
Duration: Oct 18 2015Oct 21 2015

Other

Other33rd IEEE International Conference on Computer Design, ICCD 2015
CountryUnited States
CityNew York City
Period10/18/1510/21/15

Fingerprint

Nanophotonics
Silica
Throughput
Photonics
Silicon
Geometry
Communication
Substrates
Scalability
Topology
Bandwidth
Costs

ASJC Scopus subject areas

  • Computer Graphics and Computer-Aided Design
  • Computer Science Applications

Cite this

Kakoulli, E., Soteriou, V. S., Koutsides, C., & Kalli, K. (2015). Design of high-performance, power-efficient optical NoCs using Silica-embedded silicon nanophotonics. In Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015 (pp. 1-8). [7357077] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICCD.2015.7357077

Design of high-performance, power-efficient optical NoCs using Silica-embedded silicon nanophotonics. / Kakoulli, Elena; Soteriou, Vassos Soteriou; Koutsides, Charalambos; Kalli, Kyriacos.

Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015. Institute of Electrical and Electronics Engineers Inc., 2015. p. 1-8 7357077.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kakoulli, E, Soteriou, VS, Koutsides, C & Kalli, K 2015, Design of high-performance, power-efficient optical NoCs using Silica-embedded silicon nanophotonics. in Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015., 7357077, Institute of Electrical and Electronics Engineers Inc., pp. 1-8, 33rd IEEE International Conference on Computer Design, ICCD 2015, New York City, United States, 10/18/15. https://doi.org/10.1109/ICCD.2015.7357077
Kakoulli E, Soteriou VS, Koutsides C, Kalli K. Design of high-performance, power-efficient optical NoCs using Silica-embedded silicon nanophotonics. In Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015. Institute of Electrical and Electronics Engineers Inc. 2015. p. 1-8. 7357077 https://doi.org/10.1109/ICCD.2015.7357077
Kakoulli, Elena ; Soteriou, Vassos Soteriou ; Koutsides, Charalambos ; Kalli, Kyriacos. / Design of high-performance, power-efficient optical NoCs using Silica-embedded silicon nanophotonics. Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015. Institute of Electrical and Electronics Engineers Inc., 2015. pp. 1-8
@inproceedings{13984d65b6e44f7c910ede41dfb6b3b7,
title = "Design of high-performance, power-efficient optical NoCs using Silica-embedded silicon nanophotonics",
abstract = "With on-chip electrical interconnects being marred by high energy-To-bandwidth costs, threatening multicore scalability, on-chip nanophotonics, which offer high throughput, yet energy-efficient communication, form an alternative attractive counterpart. In this paper we consider silicon nanophotonic components that are embedded completely within the silica (SiO2) substrate as opposed to prior-Art that utilizes die on-surface silicon nanophotonics. As nanophotonic components now reside in the silica substrate's subsurface non-obstructive interconnect geometries offering higher network throughput can be implemented. First, we show using detailed simulations based on commercial optical tools that such Silicon-In-Silica (SiS) structures are feasible, derive their geometry characteristics and design parameters, and then demonstrate our proof of concept by utilizing a hybrid SiS-based photonic mesh-diagonal links network-on-chip topology. In pushing the performance envelope even more, we next develop (1) an associated contention-Aware photonic adaptive routing function, and (2) a parallelized photonic channel allocation scheme, that in tandem further reduce message delivery latency. An extensive experimental evaluation, including utilizing traffic benchmarks gathered from full-system chip multiprocessor simulations, shows that our methodology boosts network throughput by up to 30.8{\%}, reduces communication latency by up to 22.5{\%}, and improves the throughput-To-power ratio by up to 23.7{\%} when compared to prior-Art.",
author = "Elena Kakoulli and Soteriou, {Vassos Soteriou} and Charalambos Koutsides and Kyriacos Kalli",
year = "2015",
month = "12",
day = "14",
doi = "10.1109/ICCD.2015.7357077",
language = "English (US)",
pages = "1--8",
booktitle = "Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Design of high-performance, power-efficient optical NoCs using Silica-embedded silicon nanophotonics

AU - Kakoulli, Elena

AU - Soteriou, Vassos Soteriou

AU - Koutsides, Charalambos

AU - Kalli, Kyriacos

PY - 2015/12/14

Y1 - 2015/12/14

N2 - With on-chip electrical interconnects being marred by high energy-To-bandwidth costs, threatening multicore scalability, on-chip nanophotonics, which offer high throughput, yet energy-efficient communication, form an alternative attractive counterpart. In this paper we consider silicon nanophotonic components that are embedded completely within the silica (SiO2) substrate as opposed to prior-Art that utilizes die on-surface silicon nanophotonics. As nanophotonic components now reside in the silica substrate's subsurface non-obstructive interconnect geometries offering higher network throughput can be implemented. First, we show using detailed simulations based on commercial optical tools that such Silicon-In-Silica (SiS) structures are feasible, derive their geometry characteristics and design parameters, and then demonstrate our proof of concept by utilizing a hybrid SiS-based photonic mesh-diagonal links network-on-chip topology. In pushing the performance envelope even more, we next develop (1) an associated contention-Aware photonic adaptive routing function, and (2) a parallelized photonic channel allocation scheme, that in tandem further reduce message delivery latency. An extensive experimental evaluation, including utilizing traffic benchmarks gathered from full-system chip multiprocessor simulations, shows that our methodology boosts network throughput by up to 30.8%, reduces communication latency by up to 22.5%, and improves the throughput-To-power ratio by up to 23.7% when compared to prior-Art.

AB - With on-chip electrical interconnects being marred by high energy-To-bandwidth costs, threatening multicore scalability, on-chip nanophotonics, which offer high throughput, yet energy-efficient communication, form an alternative attractive counterpart. In this paper we consider silicon nanophotonic components that are embedded completely within the silica (SiO2) substrate as opposed to prior-Art that utilizes die on-surface silicon nanophotonics. As nanophotonic components now reside in the silica substrate's subsurface non-obstructive interconnect geometries offering higher network throughput can be implemented. First, we show using detailed simulations based on commercial optical tools that such Silicon-In-Silica (SiS) structures are feasible, derive their geometry characteristics and design parameters, and then demonstrate our proof of concept by utilizing a hybrid SiS-based photonic mesh-diagonal links network-on-chip topology. In pushing the performance envelope even more, we next develop (1) an associated contention-Aware photonic adaptive routing function, and (2) a parallelized photonic channel allocation scheme, that in tandem further reduce message delivery latency. An extensive experimental evaluation, including utilizing traffic benchmarks gathered from full-system chip multiprocessor simulations, shows that our methodology boosts network throughput by up to 30.8%, reduces communication latency by up to 22.5%, and improves the throughput-To-power ratio by up to 23.7% when compared to prior-Art.

UR - http://www.scopus.com/inward/record.url?scp=84962339449&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84962339449&partnerID=8YFLogxK

U2 - 10.1109/ICCD.2015.7357077

DO - 10.1109/ICCD.2015.7357077

M3 - Conference contribution

AN - SCOPUS:84962339449

SP - 1

EP - 8

BT - Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -