Design for testability support for launch and capture power reduction in launch-off-shift and launch-off-capture testing

Samah Mohamed Saeed, Ozgur Sinanoglu

Research output: Contribution to journalArticle

Abstract

At-speed or even faster-than-at-speed testing of VLSI circuits aims for high-quality screening of the circuits by targeting performance-related faults. On one hand, a compact test set with highly effective patterns, each detecting multiple delay faults, is desirable for lower test costs. On the other hand, such patterns increase switching activity during launch and capture operations. Patterns optimized for quality and cost may thus end up violating peak-power constraints, resulting in yield loss, while pattern generation under low switching activity constraints may lead to loss in test quality and/or pattern count inflation. In this paper, we propose design for testability (DfT) support for enabling the use of a set of patterns optimized for cost and quality as is, yet in a low power manner; we develop three different DfT mechanisms, one for launch-off shift, one for launch-off capture, and one for mixed at-speed testing. The proposed DfT support enables a design partitioning approach, where any given set of patterns, generated in a power-unaware manner, can be utilized to test the design regions one at a time, reducing both launch and capture power in a design-flow-compatible manner. This way, the test pattern count and quality of the optimized test set can be preserved, while lowering the launch/capture power.

Original languageEnglish (US)
Article number6502264
Pages (from-to)516-521
Number of pages6
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume22
Issue number3
DOIs
StatePublished - Jan 1 2014

Fingerprint

Design for testability
Testing
Costs
VLSI circuits
Screening
Networks (circuits)

Keywords

  • Design partitioning
  • launch-off capture (LOC)
  • launch-off shift (LOS)
  • peak power reduction
  • test power reduction

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

@article{f7b0126a46654eed8a1725994c25a62a,
title = "Design for testability support for launch and capture power reduction in launch-off-shift and launch-off-capture testing",
abstract = "At-speed or even faster-than-at-speed testing of VLSI circuits aims for high-quality screening of the circuits by targeting performance-related faults. On one hand, a compact test set with highly effective patterns, each detecting multiple delay faults, is desirable for lower test costs. On the other hand, such patterns increase switching activity during launch and capture operations. Patterns optimized for quality and cost may thus end up violating peak-power constraints, resulting in yield loss, while pattern generation under low switching activity constraints may lead to loss in test quality and/or pattern count inflation. In this paper, we propose design for testability (DfT) support for enabling the use of a set of patterns optimized for cost and quality as is, yet in a low power manner; we develop three different DfT mechanisms, one for launch-off shift, one for launch-off capture, and one for mixed at-speed testing. The proposed DfT support enables a design partitioning approach, where any given set of patterns, generated in a power-unaware manner, can be utilized to test the design regions one at a time, reducing both launch and capture power in a design-flow-compatible manner. This way, the test pattern count and quality of the optimized test set can be preserved, while lowering the launch/capture power.",
keywords = "Design partitioning, launch-off capture (LOC), launch-off shift (LOS), peak power reduction, test power reduction",
author = "Saeed, {Samah Mohamed} and Ozgur Sinanoglu",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/TVLSI.2013.2248764",
language = "English (US)",
volume = "22",
pages = "516--521",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - Design for testability support for launch and capture power reduction in launch-off-shift and launch-off-capture testing

AU - Saeed, Samah Mohamed

AU - Sinanoglu, Ozgur

PY - 2014/1/1

Y1 - 2014/1/1

N2 - At-speed or even faster-than-at-speed testing of VLSI circuits aims for high-quality screening of the circuits by targeting performance-related faults. On one hand, a compact test set with highly effective patterns, each detecting multiple delay faults, is desirable for lower test costs. On the other hand, such patterns increase switching activity during launch and capture operations. Patterns optimized for quality and cost may thus end up violating peak-power constraints, resulting in yield loss, while pattern generation under low switching activity constraints may lead to loss in test quality and/or pattern count inflation. In this paper, we propose design for testability (DfT) support for enabling the use of a set of patterns optimized for cost and quality as is, yet in a low power manner; we develop three different DfT mechanisms, one for launch-off shift, one for launch-off capture, and one for mixed at-speed testing. The proposed DfT support enables a design partitioning approach, where any given set of patterns, generated in a power-unaware manner, can be utilized to test the design regions one at a time, reducing both launch and capture power in a design-flow-compatible manner. This way, the test pattern count and quality of the optimized test set can be preserved, while lowering the launch/capture power.

AB - At-speed or even faster-than-at-speed testing of VLSI circuits aims for high-quality screening of the circuits by targeting performance-related faults. On one hand, a compact test set with highly effective patterns, each detecting multiple delay faults, is desirable for lower test costs. On the other hand, such patterns increase switching activity during launch and capture operations. Patterns optimized for quality and cost may thus end up violating peak-power constraints, resulting in yield loss, while pattern generation under low switching activity constraints may lead to loss in test quality and/or pattern count inflation. In this paper, we propose design for testability (DfT) support for enabling the use of a set of patterns optimized for cost and quality as is, yet in a low power manner; we develop three different DfT mechanisms, one for launch-off shift, one for launch-off capture, and one for mixed at-speed testing. The proposed DfT support enables a design partitioning approach, where any given set of patterns, generated in a power-unaware manner, can be utilized to test the design regions one at a time, reducing both launch and capture power in a design-flow-compatible manner. This way, the test pattern count and quality of the optimized test set can be preserved, while lowering the launch/capture power.

KW - Design partitioning

KW - launch-off capture (LOC)

KW - launch-off shift (LOS)

KW - peak power reduction

KW - test power reduction

UR - http://www.scopus.com/inward/record.url?scp=84895921116&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84895921116&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2013.2248764

DO - 10.1109/TVLSI.2013.2248764

M3 - Article

AN - SCOPUS:84895921116

VL - 22

SP - 516

EP - 521

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 3

M1 - 6502264

ER -