Design automation for hybrid CMOS-nanoelectronics crossbars

Kyosun Kim, Ramesh Karri, Alex Orailoglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We developed the first automatic design system targeting a promising hybrid CMOS-Nanoelectronics Architecture called CMOL [5]. The CMOL architecture uses NOR gates to implement combinational logic. In this hybrid CMOS-nanoelectronics architecture, logical functions and the interconnections share the nanoelectronics hardware resource. Towards automating the CMOL physical design process, we developed a model for the CMOL architecture, formulated the placement and routing problems for the CMOL architecture subject to the unique CMOL specific constraints, and solved it by combining a placement algorithm with a gate assignment algorithm in a loop. We validated the proposed approach by implementing several industrial strength designs.

Original languageEnglish (US)
Title of host publication2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH
Pages27-32
Number of pages6
DOIs
StatePublished - 2008
Event2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH - San Jose, CA, United States
Duration: Oct 21 2007Oct 22 2007

Other

Other2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH
CountryUnited States
CitySan Jose, CA
Period10/21/0710/22/07

Fingerprint

Nanoelectronics
Automation
Hardware

Keywords

  • Automatic Layout Design
  • MOL FPGA

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Kim, K., Karri, R., & Orailoglu, A. (2008). Design automation for hybrid CMOS-nanoelectronics crossbars. In 2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH (pp. 27-32). [4400854] https://doi.org/10.1109/NANOARCH.2007.4400854

Design automation for hybrid CMOS-nanoelectronics crossbars. / Kim, Kyosun; Karri, Ramesh; Orailoglu, Alex.

2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH. 2008. p. 27-32 4400854.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kim, K, Karri, R & Orailoglu, A 2008, Design automation for hybrid CMOS-nanoelectronics crossbars. in 2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH., 4400854, pp. 27-32, 2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH, San Jose, CA, United States, 10/21/07. https://doi.org/10.1109/NANOARCH.2007.4400854
Kim K, Karri R, Orailoglu A. Design automation for hybrid CMOS-nanoelectronics crossbars. In 2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH. 2008. p. 27-32. 4400854 https://doi.org/10.1109/NANOARCH.2007.4400854
Kim, Kyosun ; Karri, Ramesh ; Orailoglu, Alex. / Design automation for hybrid CMOS-nanoelectronics crossbars. 2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH. 2008. pp. 27-32
@inproceedings{4e75fc465cbd4835a9c8483870a02f5f,
title = "Design automation for hybrid CMOS-nanoelectronics crossbars",
abstract = "We developed the first automatic design system targeting a promising hybrid CMOS-Nanoelectronics Architecture called CMOL [5]. The CMOL architecture uses NOR gates to implement combinational logic. In this hybrid CMOS-nanoelectronics architecture, logical functions and the interconnections share the nanoelectronics hardware resource. Towards automating the CMOL physical design process, we developed a model for the CMOL architecture, formulated the placement and routing problems for the CMOL architecture subject to the unique CMOL specific constraints, and solved it by combining a placement algorithm with a gate assignment algorithm in a loop. We validated the proposed approach by implementing several industrial strength designs.",
keywords = "Automatic Layout Design, MOL FPGA",
author = "Kyosun Kim and Ramesh Karri and Alex Orailoglu",
year = "2008",
doi = "10.1109/NANOARCH.2007.4400854",
language = "English (US)",
isbn = "9781424417919",
pages = "27--32",
booktitle = "2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH",

}

TY - GEN

T1 - Design automation for hybrid CMOS-nanoelectronics crossbars

AU - Kim, Kyosun

AU - Karri, Ramesh

AU - Orailoglu, Alex

PY - 2008

Y1 - 2008

N2 - We developed the first automatic design system targeting a promising hybrid CMOS-Nanoelectronics Architecture called CMOL [5]. The CMOL architecture uses NOR gates to implement combinational logic. In this hybrid CMOS-nanoelectronics architecture, logical functions and the interconnections share the nanoelectronics hardware resource. Towards automating the CMOL physical design process, we developed a model for the CMOL architecture, formulated the placement and routing problems for the CMOL architecture subject to the unique CMOL specific constraints, and solved it by combining a placement algorithm with a gate assignment algorithm in a loop. We validated the proposed approach by implementing several industrial strength designs.

AB - We developed the first automatic design system targeting a promising hybrid CMOS-Nanoelectronics Architecture called CMOL [5]. The CMOL architecture uses NOR gates to implement combinational logic. In this hybrid CMOS-nanoelectronics architecture, logical functions and the interconnections share the nanoelectronics hardware resource. Towards automating the CMOL physical design process, we developed a model for the CMOL architecture, formulated the placement and routing problems for the CMOL architecture subject to the unique CMOL specific constraints, and solved it by combining a placement algorithm with a gate assignment algorithm in a loop. We validated the proposed approach by implementing several industrial strength designs.

KW - Automatic Layout Design

KW - MOL FPGA

UR - http://www.scopus.com/inward/record.url?scp=50849120393&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=50849120393&partnerID=8YFLogxK

U2 - 10.1109/NANOARCH.2007.4400854

DO - 10.1109/NANOARCH.2007.4400854

M3 - Conference contribution

AN - SCOPUS:50849120393

SN - 9781424417919

SP - 27

EP - 32

BT - 2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH

ER -